- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367738 > P83C654IFB (NXP SEMICONDUCTORS) CMOS single-chip 8-bit microcontroller PDF資料下載
參數(shù)資料
| 型號： | P83C654IFB |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS single-chip 8-bit microcontroller |
| 中文描述： | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP44 |
| 文件頁數(shù)： | 49/88頁 |
| 文件大?。?/td> | 497K |
| 代理商： | P83C654IFB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
Philips Semiconductors
Product data
P83C654X2/P87C654X2
80C51 8-bit microcontroller family
16 kB OTP/ROM,
256B RAM, low voltage (2.7 to 5.5 V), low power, high speed
(30/33 MHz)
2004 Apr 20
49
STA FLAG
START CONDITION
(1) Unsuccessful attempt to send a Start condition
(2) SDA line released
(3) Successful attempt to send a Start condition; state 08H is entered
SDA LINE
SCL LINE
(1)
(1)
(2)
(3)
SU00977
Figure 34. Recovering from a Bus Obstruction Caused by a Low Level on SDA
Software Examples of I
2
C Service Routines:
This section
consists of a software example for:
– Initialization of I
2
C after a RESET
– Entering the I
2
C interrupt routine
– The 26 state service routines for the
– Master transmitter mode
– Master receiver mode
– Slave receiver mode
– Slave transmitter mode
I
NITIALIZATION
In the initialization routine, I
2
C is enabled for both master and slave
modes. For each mode, a number of bytes of internal data RAM are
allocated to the SIO to act as either a transmission or reception
buffer. In this example, 8 bytes of internal data RAM are reserved for
different purposes. The data memory map is shown in Figure 35.
The initialization routine performs the following functions:
– S1ADR is loaded with the part’s own slave address and the
general call bit (GC)
– P1.6 and P1.7 bit latches are loaded with logic 1s
– RAM location HADD is loaded with the high-order address byte of
the service routines
– The I
2
C interrupt enable and interrupt priority bits are set
– The slave mode is enabled by simultaneously setting the ENS1
and AA bits in S1CON and the serial clock frequency (for master
modes) is defined by loading CR0 and CR1 in S1CON. The
master routines must be started in the main program.
The I
2
C hardware now begins checking the I
2
C-bus for its own slave
address and general call. If the general call or the own slave
address is detected, an interrupt is requested and S1STA is loaded
with the appropriate state information. The following text describes a
fast method of branching to the appropriate service routine.
I
2
C I
NTERRUPT
R
OUTINE
When the I
2
C interrupt is entered, the PSW is first pushed on the
stack. Then S1STA and HADD (loaded with the high-order address
byte of the 26 service routines by the initialization routine) are
pushed on to the stack. S1STA contains a status code which is the
lower byte of one of the 26 service routines. The next instruction is
RET, which is the return from subroutine instruction. When this
instruction is executed, the HIGH and LOW order address bytes are
popped from stack and loaded into the program counter.
The next instruction to be executed is the first instruction of the state
service routine. Seven bytes of program code (which execute in
eight machine cycles) are required to branch to one of the 26 state
service routines.
SI
PUSH PSW
PUSH S1STA
Save PSW
Push status code
(low order address byte)
Push HIGH order address byte
Jump to state service routine
PUSH HADD
RET
The state service routines are located in a 256-byte page of program
memory. The location of this page is defined in the initialization
routine. The page can be located anywhere in program memory by
loading data RAM register HADD with the page number. Page 01 is
chosen in this example, and the service routines are located
between addresses 0100H and 01FFH.
T
HE
S
TATE
S
ERVICE
R
OUTINES
The state service routines are located 8 bytes from each other. Eight
bytes of code are sufficient for most of the service routines. A few of
the routines require more than 8 bytes and have to jump to other
locations to obtain more bytes of code. Each state routine is part of
the I
2
C interrupt routine and handles one of the 26 states. It ends
with a RETI instruction which causes a return to the main program.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P83C654IFBB | LAN Tester |
| P83C654IFP | CMOS single-chip 8-bit microcontroller |
| P83C654IFPN | CMOS single-chip 8-bit microcontroller |
| P83C654IBP | CMOS single-chip 8-bit microcontroller |
| P83C654IBPN | CONNECTOR ACCESSORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P83C654IFBB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| P83C654IFP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| P83C654IFPN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| P83C654X2 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 16 kB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz) |
| P83C654X2BBD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 16 kB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。