- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367723 > P83C591SFB (NXP SEMICONDUCTORS) Single-chip 8-bit microcontroller with CAN controller PDF資料下載
參數(shù)資料
| 型號： | P83C591SFB |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Single-chip 8-bit microcontroller with CAN controller |
| 中文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | 10 X 10 X 1.75 MM, PLASTIC, SOT-307-2, QFP-44 |
| 文件頁數(shù)： | 39/161頁 |
| 文件大?。?/td> | 588K |
| 代理商： | P83C591SFB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁
1999 Aug 19
39
Philips Semiconductors
Objective Specification
Single-chip 8-bit microcontroller with CAN controller
P8xC591
Notes to Table
16
:
1.
A Wake-Up Interrupt is also generated, if the CPU tries to set the Sleep bit while the CAN controller is involved in bus
activities or a CAN Interrupt is pending.
2.
In order to support high priority messages, the Receive Interrupt is forced immediately upon a received message,
which has passed successfully an acceptance filter with high priority (see acceptance filter section). As long as only
messages are received via low priority acceptance filters, the receive interrupt is not forced until the FIFO is filled
with more bytes than programmed in the Rx Interrupt Level Register.
The Receive Interrupt Bit is not cleared upon a read access to the Interrupt Register. Giving the Command “Release
Receive Buffer” will clear RI temporarily. If there is another message available within the FIFO after the release
command, RI is set again. Otherwise RI keeps cleared.
12.5.6
I
NTERRUPT
E
NABLE
R
EGISTER
(IER)
The register allows to enable different types of interrupt sources which are signalled to the CPU. The Interrupt Enable
Register appears to the CPU as a read / write memory.
Table 17
Interrupt Enable Register (IER) CAN Addr. 4, bit interpretation
Note
1.
The Receive Interrupt Enable bit has direct influence to the Receive Interrupt Bit and the interrupt output. If RIE is
cleared, the interrupt pin (INT) will become HIGH immediately, if there is no other interrupt pending.
BIT
SYMBOL
NAME
VALUE
FUNCTION
IER.7
BEIE
Bus Error
Interrupt Enable
1 (enabled) If a bus error has been detected, the CAN Controller requests
the respective interrupt.
0 (disabled)
1 (enabled) If the CAN Controller has lost arbitration, the respective
interrupt is requested.
0 (disabled)
1 (enabled) If the error status of the CAN Controller changes from error
active to error passive or vice versa, the respective interrupt is
requested.
0 (disabled)
1 (enabled) If the sleeping CAN controller wakes up, the respective interrupt
is requested.
0 (disabled)
1 (enabled) If the Data Overrun Status bit is set (see Status Register), the
CAN Controller requests the respective interrupt.
0 (disabled)
1 (enabled) If the Error or Bus Status change (see Status Register), the
CAN Controller requests the respective interrupt.
0 (disabled)
1 (enabled) When a message has been successfully transmitted or the
Transmit Buffer is accessible again, (e.g. after an Abort
Transmission command) the CAN Controller requests the
respective interrupt.
0 (disabled)
1 (enabled) When the Receive Buffer Status is ‘full’ the CAN Controller
requests the respective interrupt.
0 (disabled)
IER.6
ALIE
Arbitration Lost
Interrupt Enable
IER.5
EPIE
Error Passive
Interrupt Enable
IER.4
WUIE
Wake-Up
Interrupt Enable;
Note 1
IER.3
DOIE
Data Overrun
Interrupt Enable
IER.2
EIE
Error Interrupt
Enable
IER.1
TIE
Transmit Interrupt
Enable2
IER.0
RIE
Receive Interrupt
Enable; Note 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P87C591SFB | Single-chip 8-bit microcontroller with CAN controller |
| P80C591 | Single-chip 8-bit microcontroller with CAN controller |
| P83C591 | Single-chip 8-bit microcontroller with CAN controller |
| P87C591 | Single-chip 8-bit microcontroller with CAN controller |
| P83C591VFA | Single-chip 8-bit microcontroller with CAN controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P83C591VFA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 8-bit microcontroller with CAN controller |
| P83C591VFB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 8-bit microcontroller with CAN controller |
| P83C592 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN |
| P83C592FFA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN |
| P83C592FHA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。