Philips Semiconductors
Product data
P80C3xX2; P80C5xX2;
P87C5xX2
80C51 8-bit microcontroller family
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),
low power, high speed (30/33 MHz)
2003 Jan 24
40
AC ELECTRICAL CHARACTERISTICS (12-CLOCK MODE, 5 V
±
10% OPERATION)
T
amb
= 0
°
C to +70
°
C or –40
°
C to +85
°
C ; V
CC
= 5 V
±
10%, V
SS
= 0 V
1,2,3,4
Symbol
Figure
Parameter
Limits
MIN
16 MHz Clock
MIN
Unit
MAX
MAX
1/t
CLCL
t
LHLL
t
AVLL
t
LLAX
t
LLIV
t
LLPL
t
PLPH
t
PLIV
t
PXIX
t
PXIZ
t
AVIV
t
PLAZ
Data Memory
t
RLRH
t
WLWH
t
RLDV
t
RHDX
t
RHDZ
t
LLDV
t
AVDV
t
LLWL
t
AVWL
t
QVWX
t
WHQX
t
QVWH
t
RLAZ
t
WHLH
External Clock
t
CHCX
t
CLCX
t
CLCH
t
CHCL
Shift register
t
XLXL
t
QVXH
t
XHQX
t
XHDX
t
XHDV
31
27
27
27
27
27
27
27
27
27
27
27
Oscillator frequency
ALE pulse width
Address valid to ALE low
Address hold after ALE low
ALE low to valid instruction in
ALE low to PSEN low
PSEN pulse width
PSEN low to valid instruction in
Input instruction hold after PSEN
Input instruction float after PSEN
Address to valid instruction in
PSEN low to address float
0
2 t
CLCL
–8
t
CLCL
–13
t
CLCL
–20
–
t
CLCL
–10
3 t
CLCL
–10
–
0
–
–
–
33
–
–
–
4 t
CLCL
–35
–
–
3 t
CLCL
–35
–
t
CLCL
–10
5 t
CLCL
–35
10
–
117
49.5
42.5
–
52.5
177.5
–
0
–
–
–
–
–
–
–
215
–
–
152.5
–
52.5
277.5
10
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
28
29
28
28
28
28
28
28, 29
28, 29
29
29
29
28
28, 29
RD pulse width
WR pulse width
RD low to valid data in
Data hold after RD
Data float after RD
ALE low to valid data in
Address to valid data in
ALE low to RD or WR low
Address valid to WR low or RD low
Data valid to WR transition
Data hold after WR
Data valid to WR high
RD low to address float
RD or WR high to ALE high
6 t
CLCL
–20
6 t
CLCL
–20
–
0
–
–
–
3 t
CLCL
–15
4 t
CLCL
–15
t
CLCL
–25
t
CLCL
–15
7 t
CLCL
–5
–
t
CLCL
–10
–
–
5 t
CLCL
–35
–
2 t
CLCL
–10
8 t
CLCL
–35
9 t
CLCL
–35
3 t
CLCL
+15
–
–
–
–
0
t
CLCL
+10
355
355
–
0
–
–
–
172.5
235
37.5
47.5
432.5
–
52.5
–
–
277.5
–
115
465
527.5
202.5
–
–
–
–
0
72.5
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
31
31
31
31
High time
Low time
Rise time
Fall time
0.32 t
CLCL
0.32 t
CLCL
–
–
t
CLCL
– t
CLCX
t
CLCL
– t
CHCX
5
5
–
–
–
–
–
–
–
–
ns
ns
ns
ns
30
30
30
30
30
Serial port clock cycle time
Output data setup to clock rising edge
Output data hold after clock rising edge
Input data hold after clock rising edge
Clock rising edge to input data valid
12 t
CLCL
10 t
CLCL
–25
2 t
CLCL
–15
0
–
–
–
–
–
10 t
CLCL
–133
750
600
110
0
–
–
–
–
–
492
ns
ns
ns
ns
ns
NOTES:
1. Parameters are valid over operating temperature range unless otherwise specified.
2. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all outputs = 80 pF
3. Interfacing the microcontroller to devices with float time up to 45 ns is permitted. This limited bus contention will not cause damage to port 0
drivers.
4. Parts are guaranteed by design to operate down to 0 Hz.