參數(shù)資料
型號(hào): P3Z22V10-DDH
廠商: NXP SEMICONDUCTORS
元件分類: PLD
英文描述: 3V zero power, TotalCMOS, universal PLD device
中文描述: EE PLD, 10 ns, PDSO24
封裝: 4.40 MM, PLASTIC, SOT-355-1, TSSOP-24
文件頁數(shù): 5/16頁
文件大?。?/td> 191K
代理商: P3Z22V10-DDH
Philips Semiconductors
Product specification
P3Z22V10
3V zero power, TotalCMOS
, universal PLD device
1997 Jul 18
5
OUTPUT
MACRO
CELL
CLK/I0
I1 – I11
F0
F1
F2
F3
F4
F5
F6
F7
F8
F9
PROGRAMMABLE AND ARRAY
(44
×
132)
1
11
8
10
12
14
16
16
14
12
10
8
SP00060A
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
R
P
Figure 1.
Functional Diagram
FUNCTIONAL DESCRIPTION
The P3Z22V10 implements logic functions as sum-of-products
expressions in a programmable-AND/fixed-OR logic array.
User-defined functions are created by programming the connections
of input signals into the array. User-configurable output structures in
the form of I/O macrocells further increase logic flexibility.
ARCHITECTURE OVERVIEW
The P3Z22V10 architecture is illustrated in Figure 1. Twelve
dedicated inputs and 10 I/Os provide up to 22 inputs and 10 outputs
for creation of logic functions. At the core of the device is a
programmable electrically-erasable AND array which drives a
fixed-OR array. With this structure, the P3Z22V10 can implement up
to 10 sum-of-products logic expressions.
Associated with each of the 10 OR functions is an I/O macrocell
which can be independently programmed to one of 4 different
configurations. The programmable macrocells allow each I/O to
create sequential or combinatorial logic functions with either
Active-High or Active-Low polarity.
AND/OR Logic Array
The programmable AND array of the P3Z22V10 (shown in the Logic
Diagram) is formed by input lines intersecting product terms. The
input lines and product terms are used as follows:
44 input lines:
– 24 input lines carry the True and Complement of the signals
applied to the 12 input pins
– 20 additional lines carry the True and Complement values of
feedback or input signals from the 10 I/Os
132 product terms:
– 120 product terms (arranged in 2 groups of 8, 10, 12, 14, and 16)
used to form logical sums
– 10 output enable terms (one for each I/O)
– 1 global synchronous preset product term
– 1 global asynchronous clear product term
At each input-line/product-term intersection there is an EEPROM
memory cell which determines whether or not there is a logical
connection at that intersection. Each product term is essentially a
44-input AND gate. A product term which is connected to both the
True and Complement of an input signal will always be FALSE, and
thus will not affect the OR function that it drives. When all the
connections on a product term are opened, a Don’t Care state exists
and that term will always be TRUE.
Variable Product Term Distribution
The P3Z22V10 provides 120 product terms to drive the 10 OR
functions. These product terms are distributed among the outputs in
groups of 8, 10, 12, 14, and 16 to form logical sums (see Logic
Diagram). This distribution allows optimum use of device resources.
相關(guān)PDF資料
PDF描述
P3Z22V10IBA 3V zero power, TotalCMOS, universal PLD device
P3Z22V10IBD 3V zero power, TotalCMOS, universal PLD device
P4010 HIGH RELIABILITY PHOTOCOUPLER
P4010A HIGH RELIABILITY PHOTOCOUPLER
P4010B HIGH RELIABILITY PHOTOCOUPLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P3Z22V10IBA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3V zero power, TotalCMOS, universal PLD device
P3Z22V10IBD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3V zero power, TotalCMOS, universal PLD device
P3Z22V10IBDH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3V zero power, TotalCMOS, universal PLD device
P3Z7AAT800W 制造商:POWEREX 制造商全稱:Powerex Power Semiconductors 功能描述:Phase Control Modules (345-800 Amperes/400-3000 Volts)
P3Z7AAT800W22 制造商:未知廠家 制造商全稱:未知廠家 功能描述:THYRISTOR MODULE|SCR DOUBLER|2.2KV V(RRM)|300A I(T)