參數(shù)資料
型號(hào): P2V28S30ATP-8
廠商: Vanguard International Semiconductor Corporation
英文描述: 128Mb SDRAM Specification
中文描述: 128Mb的SDRAM內(nèi)存規(guī)格
文件頁數(shù): 22/51頁
文件大?。?/td> 652K
代理商: P2V28S30ATP-8
JULY.2000
Rev.2.2
128Mb Synchronous DRAM
P2V28S20ATP-7,-75,-8 (4-BANK x 8,388,608-WORD x 4-BIT)
P2V28S30ATP-7,-75,-8 (4-BANK x 4,194,304-WORD x 8-BIT)
P2V28S40ATP-7,-75,-8 (4-BANK x 2,097,152-WORD x 16-BIT)
Page-21
[ Read Interrupted by Precharge ]
Burst read operation can be interrupted by precharge of the
same bank . READ to PRE interval is minimum 1 CLK. A PRE
command to output disable latency is equivalent to the /CAS
Read Interrupted by Precharge (BL=4)
Latency. As a result, READ to PRE interval determines valid
data length to be output. The figure below shows examples of
BL=4.
CLK
CL=3
Command
DQ
READ
PRE
Q0
Q1
Q2
Command
DQ
READ
PRE
Q0
CL=2
Command
DQ
READ
PRE
Q0
Q1
Q2
Command
DQ
READ
PRE
Q0
Command
DQ
READ PRE
Q0
Q1
Command
DQ
READ PRE
Q0
Q1
相關(guān)PDF資料
PDF描述
P4C1256L55DCLF LOW POWER 32K x 8 STATIC CMOS RAM
P4C1256L55DILF LOW POWER 32K x 8 STATIC CMOS RAM
P4C1256L55PCLF LOW POWER 32K x 8 STATIC CMOS RAM
P4C1256L55PILF LOW POWER 32K x 8 STATIC CMOS RAM
P4C1256L55SNCLF LOW POWER 32K x 8 STATIC CMOS RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P2V28S40ATP-7 制造商:VML 制造商全稱:VML 功能描述:128Mb SDRAM Specification
P2V28S40ATP-75 制造商:VML 制造商全稱:VML 功能描述:128Mb SDRAM Specification
P2V28S40ATP-8 制造商:VML 制造商全稱:VML 功能描述:128Mb SDRAM Specification
P2V2FB1 制造商:SEMTECH_ELEC 制造商全稱:SEMTECH ELECTRONICS LTD. 功能描述:ZENER DIODES
P2V2FB2 制造商:SEMTECH_ELEC 制造商全稱:SEMTECH ELECTRONICS LTD. 功能描述:ZENER DIODES