參數(shù)資料
型號: P2V28S20ATP-7
廠商: Vanguard International Semiconductor Corporation
英文描述: 128Mb SDRAM Specification
中文描述: 128Mb的SDRAM內(nèi)存規(guī)格
文件頁數(shù): 9/51頁
文件大小: 652K
代理商: P2V28S20ATP-7
128Mb Synchronous DRAM
JULY.2000
Rev.2.2
P2V28S20ATP-7,-75,-8 (4-BANK x 8,388,608-WORD x 4-BIT)
P2V28S30ATP-7,-75,-8 (4-BANK x 4,194,304-WORD x 8-BIT)
P2V28S40ATP-7,-75,-8 (4-BANK x 2,097,152-WORD x 16-BIT)
Page-8
FUNCTION TRUTH TABLE (continued)
Current State
/CS
/RAS /CAS /WE Address
Command
Action
READ
WRITE
L
H
H
L
TBST
L
H
L
H
BA, CA, A10
READ
/READA
WRITE /
WRITEA
L
H
L
L
BA, CA, A10
L
L
H
L
BA, A10
PRE /
PREA
L
L
L
H
X
REFA
ILLEGAL
L
L
L
L
Op-Code,
Mode-Add
MRS
ILLEGAL
H
X
X
X
X
DESEL
L
H
H
H
X
NOP
L
L
H
H
BA, RA
ACT
H
X
X
X
X
DESEL
L
H
H
H
X
NOP
NOP (Continue Burst to END)
L
H
H
L
TBST
L
H
L
H
BA, CA, A10
READ /
READA
WRITE /
WRITEA
L
H
L
L
BA, CA, A10
Terminate Burst, Latch CA,Begin
Write, Determine Auto-Precharge*3
L
L
H
H
BA, RA
ACT
Bank Active / ILLEGAL*2
L
L
H
L
BA, A10
PRE /
PREA
Terminate Burst, Precharge
L
L
L
H
X
REFA
ILLEGAL
L
L
L
L
MRS
ILLEGAL
Op-Code,
Mode-Add
Read, Determine Auto-Precharge*3
Terminate Burst, Latch CA,Begin
Terminate Burst, Latch CA,Begin
NOP (Continue Burst to END)
Terminate Burst, Precharge
Bank Active / ILLEGAL*2
Terminate Burst, Latch CA,Begin
Write, Determine Auto-Precharge*3
Read, Determine Auto-Precharge*3
Terminate Burst, Latch CA,Begin
Terminate Burst
NOP (Continue Burst to END)
NOP (Continue Burst to END)
BA
BA
相關(guān)PDF資料
PDF描述
P2V28S40ATP-7 128Mb SDRAM Specification
P2V28S40ATP-75 128Mb SDRAM Specification
P2V28S40ATP-8 128Mb SDRAM Specification
P2V28S20ATP-75 128Mb SDRAM Specification
P2V28S20ATP-8 128Mb SDRAM Specification
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P2V28S20ATP-75 制造商:VML 制造商全稱:VML 功能描述:128Mb SDRAM Specification
P2V28S20ATP-8 制造商:VML 制造商全稱:VML 功能描述:128Mb SDRAM Specification
P2V28S20DTP-7 制造商:VML 制造商全稱:VML 功能描述:128Mb SDRAM Specification
P2V28S30ATP-7 制造商:VML 制造商全稱:VML 功能描述:128Mb SDRAM Specification
P2V28S30ATP-75 制造商:VML 制造商全稱:VML 功能描述:128Mb SDRAM Specification