參數資料
型號： ORSO82G5-2FN680I
廠商： Lattice Semiconductor Corporation
文件頁數： 85/153頁
文件大小： 0K
描述： IC TRANCEIVERS FPSC 680FPBGA
產品變化通告： Product Discontinuation 01/Aug/2011
標準包裝： 24
系列： *
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
37
frame pulse, is less than the minimum threshold set by RX_FIFO_MIN. In the memory map section OOS is referred
to as SYNC2_[A2,B2]_OOS, SYNC4_OOS. OVFL is referred to as SYNC2_[A2,B2]_OVFL, SYNC4_OVFL.
Receive Clocking for Multi-channel Alignment – ORSO42G5
There are a total of seven clocks for the receive path, from FPGA to the core. The two used in SONET mode are
RSYSCLKA2 (for block A), and RSYSCLKB2 (for block B). The following diagrams show the recommended clock
distribution approaches for SONET mode multi-channel alignment modes. Cell mode alignment is discussed in the
section describing the Input Port Controller (IPC).)
SONET Mode Twin Alignment – ORSO42G5
Figure 22 describes the clocking scheme for twin alignment. In twin alignment, the valid channel pairs are AC,AD in
block A and BC,BD in block B. The gure provides the clocking scheme for block A as an example. RSYSCLKA2
should be sourced from RCK78A, RWCKAC or RWCKAD. For the ORSO42G5, the use of RCK78A is recom-
mended since it uses primary clock routing resources. This clocking approach provides the required 0 ppm clock
frequency matching for each pair and provides exibility in applications where the two pairs are received from asyn-
chronous sources.
Figure 22. Receive Clocking Diagram for Twin Alignment in Block A – ORSO42G5
SONET Mode Quad Alignment – ORSO42G5
Figure 23 shows the clocking scheme for four-channel alignment. In this application, both clocks RSYSCLKA2 and
RSYSCLKB2 should be sourced from a common clock. Either RCK78A or RCK78B can be used as a common
clock source. The gure shows RCK78A being used as the clock source.
SERDES
2.488 Gbps
DEMUX
RWCKAC (77.76 MHz)
FPGA
RWCKAD
RCK78A
Alignment
SPE
Generator
RSYSCLKA2
Framer,
Descrambler
Logic Common to Block
REFCLKA[P,N]
(155.52 MHz)
Channel AC
Channel AD
HDIN[P:N]_AC
SERDES
2.488 Gbps
HDIN[P:N]_AD
DEMUX
Alignment
SPE
Generator
Framer,
Descrambler
RWCKAD
FIFO
相關PDF資料
PDF描述
PIC12CE519/JW IC MCU EPROM 1KX12 W/EE 8CDIP
PIC32MX460F512L-80V/PT IC MCU 32BIT 512KB FLASH 100TQFP
PIC32MX575F512H-80V/MR IC MCU 32BIT 512KB FLASH 64QFN
VI-J4D-IW-F4 CONVERTER MOD DC/DC 85V 100W
PIC32MX775F256H-80V/MR IC MCU 32BIT 256KB FLASH 64QFN
相關代理商/技術參數
參數描述
ORSO82G5-2FN680I1 功能描述:FPGA - 現場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-3BM680C 功能描述:FPGA - 現場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-3F680C 功能描述:FPGA - 現場可編程門陣列 ORCA FPSC 2.7GBITS/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-3FN680C 功能描述:FPGA - 現場可編程門陣列 ORCA FPSC 1.5V 2.7 G b Bpln Xcvr 643K Gt RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-3FN680C1 功能描述:FPGA - 現場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*