- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363743 > OM5232 (NXP Semiconductors N.V.) CMOS single-chip 8-bit microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | OM5232 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | CMOS single-chip 8-bit microcontroller |
| 中文描述： | CMOS單芯片8位微控制器 |
| 文件頁(yè)數(shù)： | 3/11頁(yè) |
| 文件大?。?/td> | 175K |
| 代理商： | OM5232 |
Philips Semiconductors
Product specification
OM5232
CMOS single-chip 8-bit microcontroller
December 1994
3
PIN DESCRIPTIONS
PIN NUMBER
MNEMONIC
DIP
QFP
TYPE
NAME AND FUNCTION
V
SS
20
6, 16,
28, 39
I
Ground:
0V reference. With the QFP package all V
SS
pins (V
SS1
to V
SS4
) must be connected.
V
DD
P0.0–0.7
40
38
I
Power Supply:
This is the power supply voltage for normal, idle, and power-down operation.
39–32
37–30
I/O
Port 0:
Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them
float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address
and data bus during accesses to external program and data memory. In this application, it uses
strong internal pull-ups when emitting 1s.
P1.0–P1.5
1–6
40–44,
1
I/O
Port 1:
Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which
are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups
and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current
because of the internal pull-ups. (See DC Electrical Characteristics: I
IL
). Alternate functions
include:
open drain output
open drain output
P1.6
P1.7
7
8
2
3
I/O
I/O
P2.0–P2.7
21–28
18–25
I/O
Port 2:
Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s
written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port
2 pins that are externally being pulled low will source current because of the internal pull-ups.
(See DC Electrical Characteristics: I
). Port 2 emits the high-order address byte during fetches
from external program memory and during accesses to external data memory that use 16-bit
addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s.
During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the
contents of the P2 special function register.
P3.0–P3.7
10–17
5,
7–13
I/O
Port 3:
Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s
written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port
3 pins that are externally being pulled low will source current because of the pull-ups. (See DC
Electrical Characteristics: I
IL
). Port 3 also serves the special features of the 80C51 family, as
listed below:
RxD (P3.0):
Serial input port
TxD (P3.1):
Serial output port
INT0 (P3.2):
External interrupt
INT1 (P3.3):
External interrupt
T0 (P3.4):
Timer 0 external input
T1 (P3.5):
Timer 1 external input
WR (P3.6):
External data memory write strobe
RD (P3.7):
External data memory read strobe
10
11
12
13
14
15
16
17
5
7
8
9
10
11
12
13
I
O
I
I
I
I
O
O
RST
9
4
I
Reset:
A high on this pin for two machine cycles while the oscillator is running, resets the device.
An internal diffused resistor to V
SS
permits a power-on reset using only an external capacitor to
V
DD
.
Address Latch Enable:
Output pulse for latching the low byte of the address during an access
to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator
frequency. Note that one ALE pulse is skipped during each access to external data memory.
ALE
30
27
I/O
PSEN
29
26
O
Program Store Enable:
Read strobe to external program memory via Port 0 and Port 2. It is
activated twice each machine cycle during fetches from the external program memory. When
executing out of external program memory two activations of PSEN are skipped during each
access to external data memory. PSEN is not activated (remains HIGH) during no fetches from
external program memory. PSEN can sink/source 8 LSTTL inputs and can drive CMOS inputs
without external pull–ups.
EA
31
29
I
External Access:
If during a RESET, EA is held at TTL, level HIGH, the CPU executes out of the
internal program memory ROM provided the Program Counter is less than 16384. If during a
RESET, EA is held a TTL LOW level, the CPU executes out of external program memory. EA is
not allowed to float.
XTAL1
19
15
I
Crystal 1:
Input to the inverting oscillator amplifier and input to the internal clock generator
circuits.
XTAL2
NOTE:
To avoid “l(fā)atch-up” effect at power-on, the voltage on any pin at any time must not be higher than V
DD
+ 0.5V or V
SS
– 0.5V, respectively.
18
14
O
Crystal 2:
Output from the inverting oscillator amplifier.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OM5233SR | 400V 16A Hi-Rel Ultra-Fast Common Cathode Diode in a D2 package |
| OM5233ST | SC70/µDFN, Single/Dual Low-Voltage, Low-Power µP Reset Circuits |
| OM5234SR | SC70/µDFN, Single/Dual Low-Voltage, Low-Power µP Reset Circuits |
| OM5234ST | 600V 16A Hi-Rel Ultra-Fast Common Cathode Diode in a TO-257AA package |
| OM5201SR | SC70/µDFN, Single/Dual Low-Voltage, Low-Power µP Reset Circuits |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OM5232/FBB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| OM5232/FBP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| OM5233DT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HERMETIC JEDEC TO-257AA HIGH EFFICIENCY, CENTER-TAP RECTIFIER |
| OM5233RT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HERMETIC JEDEC TO-257AA HIGH EFFICIENCY, CENTER-TAP RECTIFIER |
| OM5233RTT | 制造商:International Rectifier 功能描述:RECTIFIER - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。