
NT7702
8
Segment mode continued
Symbol
Function
S/C
Segment mode/common mode selection pin
"
When set to V
DD
level "H", segment mode is set
"
When set to V
SS
level "L", common mode is set
EIO
1
, EIO
2
Input/output pin for chip selection
"
When L/R input is at V
SS
level “L”, EIO
1
is set for output, and EIO
2
is set for input
"
When L/R input is at V
DD
level “H”, EIO
1
is set for input, and EIO
2
is set for output
"
During output, it is set to “H” while LP* XCK is “H” and after 240-bits of data have been read, it is set to
“L” for one cycle (from falling edge to falling edge of XCK), after which it returns to “H”
"
During input, after the LP signal is input, the chip is selected while EI is set to “L”. After 240-bits of data
have been read, the chip is deselected
Y
1
-
Y
240
LCD driver output pins
These correspond directly to each bit of the data latch, one level (V
0
, V
12
, V
43
, or
V
5
) is selected and
output
Common mode
Symbol
Function
V
DD
Logic system power supply pin connects to +2.5 to +5.5V
V
SS
Ground pin connects to 0V
V
0R
, V
0L
V
12R
, V
12L
V
43R
, V
43L
V
5R
, V
5L
Power supply pin for LCD driver voltage bias.
"
Normally, the bias voltage used is set by a resistor divider
"
Ensure the voltages are set such that V
SS
≤
V
5
<V
43
< V
12
< V
0
To further reduce the differences between the output waveforms of the LCD driver output pins Y
1
and
Y
240,
externally connect V
iR
and V
iL
(I = 0, 12, 43, 5)
EIO
1
Bi-directional shift register shift data input/output pin
"
Is an output pin when L/R is at V
SS
level “L” and an input pin when L/R is at V
DD
level “H”
"
When EIO
1
is used as an input pin, it will be pulled-down
"
When EIO
1
is used as an output pin, it won’t be pulled-down
EIO
2
Bi-directional shift register shift data input/output pin
"
Is an input pin when L/R is at V
SS
level “L” and an output pin when L/R is at V
DD
level “H”
"
When EIO
2
is used as input pin, it will be pulled-down
"
When EIO
2
is used as output pin, it won’t be pulled-down
LP
Bi-directional shift register shift clock pulse input pin
"
Data is shifted on the falling edge of the clock pulse
L/R
Bi-directional shift register shift direction selection pin
"
Data is shifted from Y
240
to Y
1
when it is set to V
SS
level “L”, and data is shifted from Y
1
to Y
240
when it is
set to V
DD
level “H”