- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363669 > NT5DS64M4AW-6 (Electronic Theatre Controls, Inc.) 256Mb DDR333/300 SDRAM PDF資料下載
參數(shù)資料
| 型號： | NT5DS64M4AW-6 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 256Mb DDR333/300 SDRAM |
| 中文描述： | 256Mb的DDR333/300內(nèi)存 |
| 文件頁數(shù)： | 25/27頁 |
| 文件大?。?/td> | 269K |
| 代理商： | NT5DS64M4AW-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁
NT5DS64M4AT NT5DS64M4AW
NT5DS32M8AT NT5DS32M8AW
256Mb DDR333/300 SDRAM
Preliminary
10/01
25
NANYA TECHNOLOGY CORP
. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
14. An input setup and hold time derating table is used to increase t
IS
and t
IH
in the case where the input slew
rate is below 0.5 V/ns.
15. An input setup and hold time derating table is used to increase t
DS
and t
DH
in the case where the I/O slew rate is below
0.5 V/ns.
16. An I/O Delta Rise, Fall Derating table is used to increase t
DS
and t
DH)
in the case where DQ, DM, and DQS slew rates
differ.
Input Slew Rate
delta
( t
IS)
delta
( t
IH)
Unit
Notes
0.5 V/ns
0
0
ps
1,2
0.4 V/ns
+50
0
ps
1,2
0.3 V/ns
+100
0
ps
1,2
1. Input slew rate is based on the lesser of the slew rates determined by either V
IH (AC)
to V
IL (AC)
or V
IH (DC)
to V
IL (DC)
, similarly for rising
transitions.
2. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on eachdevice.
Input Slew Rate
delta
( t
DS)
delta
( t
DH)
Unit
Notes
0.5 V/ns
0
0
ps
1,2
0.4 V/ns
+75
+75
ps
1,2
0.3 V/ns
+150
+150
ps
1,2
1. I/O slew rate is based on the lesser of the slew rates determined by either V
IH (AC)
to V
IL (AC)
or V
IH (DC)
to V
IL (DC)
, similarly for rising
transitions.
2. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on eachdevice.
Input Slew Rate
delta
( t
DS)
delta
( t
DH)
Unit
Notes
0.0 V/ns
0
0
ps
1,2,3,4
0.25 V/ns
+50
+50
ps
1,2,3,4
0.5 V/ns
+100
+100
ps
1,2,3,4
1. Input slew rate is based on the lesser of the slew rates determined by either V
IH (AC)
to V
IL (AC)
or V
IH (DC)
to V
IL (DC)
, similarly for rising
transitions.
2. Input slew rate is based on the larger of AC to AC delta rise, fall rate and DC to DC delta rise, fall rate.
3. The delta rise, fall rate is calculated as: [1/(slew rate 1)] - [1/(slew rate 2)]
For example: slew rate 1 = 0.5 V/ns; slew rate 2 = 0.4 V/ns
Delta rise, fall = (1/0.5) - (1/0.4) [ns/V]
= -0.5 ns/V
Using the table above, this would result in an increase in t
DS
and t
DH
of 100 ps.
4. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on each device.
相關PDF資料 |
PDF描述 |
|---|---|
| NT5DS64M4AW-66 | 256Mb DDR333/300 SDRAM |
| NT5DS32M8AT | 256Mb DDR333/300 SDRAM |
| NT5DS32M8AT-6 | 256Mb DDR333/300 SDRAM |
| NT5DS32M8AT-66 | 256Mb DDR333/300 SDRAM |
| NT5SV16M16AT | 256Mb Synchronous DRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| NT5DS64M4AW-66 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256Mb DDR333/300 SDRAM |
| NT5DS64M4AW-75B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256Mb Double Data Rate SDRAM |
| NT5DS64M4AW-7K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256Mb Double Data Rate SDRAM |
| NT5DS64M4AW-8B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256Mb Double Data Rate SDRAM |
| NT5DS64M4CS | 制造商:NANOAMP 制造商全稱:NANOAMP 功能描述:256Mb DDR Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。