參數(shù)資料
型號(hào): NT5DS32M8AW-75B
廠商: Electronic Theatre Controls, Inc.
英文描述: 256Mb Double Data Rate SDRAM
中文描述: 256MB雙數(shù)據(jù)速率SDRAM
文件頁(yè)數(shù): 63/78頁(yè)
文件大?。?/td> 1534K
代理商: NT5DS32M8AW-75B
NT5DS64M4AT NT5DS64M4AW
NT5DS32M8AT NT5DS32M8AW
256Mb Double Data Rate SDRAM
REV 1.1
12/2001
63
NANYA TECHNOLOGY CORP
. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Data Input (Write)
(Timing Burst Length = 4)
Data Output (Read)
(Timing Burst Length = 4)
t
DH
t
DS
t
DH
t
DS
t
DSL
DI n = Data In for column n.
3 subsequent elements of data in are applied in programmed order following DI n.
DI n
DQS
DQ
DM
Don’t Care
t
DSH
t
DQSQ
(max)occurs when DQS is the earliest among DQS and DQ signals to transition.
DQS
DQ
t
DQSQ
t
DQSQ
t
QH1
Data Output hold time from Data Strobe is shown as t
QH
. t
is a function of the clock high or low time (t
HP
)
for that given clock cycle. Note correlation of t
HP
to t
QH
in the diagram above (t
HP1
to t
QH1
, etc.).
t
QH2
t
DQSQ
t
QH3
t
QH4
t
DQSQ
CK
CK
t
HP
t
HP
t
HP
t
HP1
t
HP2
t
HP3
t
HP4
t
is the half cycle pulse width for each half cycle clock. t
HP
is referenced to the clock duty cycle only
and not to the data strobe (DQS) duty cycle.
相關(guān)PDF資料
PDF描述
NT5DS32M8AW-7K 256Mb Double Data Rate SDRAM
NT5DS32M8AW-8B 256Mb Double Data Rate SDRAM
NT5DS64M4AW-75B 256Mb Double Data Rate SDRAM
NT5DS64M4AW-7K 256Mb Double Data Rate SDRAM
NT5DS64M4AW-8B 256Mb Double Data Rate SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NT5DS32M8AW-7K 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:256Mb Double Data Rate SDRAM
NT5DS32M8AW-8B 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:256Mb Double Data Rate SDRAM
NT5DS32M8CS 制造商:NANOAMP 制造商全稱(chēng):NANOAMP 功能描述:256Mb DDR Synchronous DRAM
NT5DS32M8CS-5T 制造商:NANOAMP 制造商全稱(chēng):NANOAMP 功能描述:256Mb DDR Synchronous DRAM
NT5DS32M8CS-6K 制造商:NANOAMP 制造商全稱(chēng):NANOAMP 功能描述:256Mb DDR Synchronous DRAM