- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363668 > NT128D64S88A0G-75B (Electronic Theatre Controls, Inc.) 184pin One Bank Unbuffered DDR SDRAM MODULE PDF資料下載
參數(shù)資料
| 型號： | NT128D64S88A0G-75B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 184pin One Bank Unbuffered DDR SDRAM MODULE |
| 中文描述： | 一位銀行無緩沖184pin DDR SDRAM內(nèi)存模塊 |
| 文件頁數(shù)： | 14/15頁 |
| 文件大?。?/td> | 191K |
| 代理商： | NT128D64S88A0G-75B |
NT128D64S88A0G
128MB : 16M x 64
PC2100 / PC1600 Unbuffered DIMM
AC Timing for PC2100 - Applicable Specifications Expressed in Clock Cycles
REV1.0
/
June 2001
14
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
( TA = 0 °C ~ 70 °C ; VDDQ = 2.5V ± 0.2V; VDD = 2.5V ± 0.2V, See AC Characteristics)
PC2100 @ CL = 2.5
Symbol
Parameter
Min.
Max.
Unit
Note
t
MRD
Mode register set command cycle time
2
t
CK
1,2,3,4
t
WPRE
Write preamble
0.25
t
CK
1,2,3,4
t
RAS
Active to Precharge command
6
16000
t
CK
1,2,3,4
t
RC
Active to Active/Auto-refresh command period
Auto-refresh to Active/Auto-refresh
9
t
CK
1,2,3,4
t
RFC
command period
10
t
CK
1,2,3,4
t
RCD
Active to Read or Write delay
3
t
CK
1,2,3,4
t
RAP
Active to Read Command with Autoprecharge
3
t
CK
1,2,3,4
t
RP
Precharge command period
3
t
CK
1,2,3,4
t
RRD
Active bank A to Active bank B command
2
t
CK
1,2,3,4
t
WR
Write recovery time
2
t
CK
1,2,3,4,5
t
DAL
Auto precharge write recovery + precharge time
5
t
CK
1, 2, 3,4
t
WTR
Internal write to read command delay
1
t
CK
1, 2, 3,4
t
XSNR
Exit self-refresh to non-read command
10
t
CK
1, 2, 3,4
t
XSRD
1. Input slew rate = 1V/ns.
2. The CK/
CK
input reference level (for timing reference to CK/
CK
) is the point at which CK and
CK
cross: the input reference level
for signals other than CK/
CK
, is V
REF.
3. Inputs are not recognized as valid until V
REF
stabilizes.
4. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is V
TT
.
5. t
HZ
and t
LZ
transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a
specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
Exit self-refresh to read command
200
t
CK
1, 2, 3,4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NT128D64S88A0G-7K | 184pin One Bank Unbuffered DDR SDRAM MODULE |
| NT128D64S88A0G-8B | 184pin One Bank Unbuffered DDR SDRAM MODULE |
| NT256D64S88A0G | 184pin One Bank Unbuffered DDR SDRAM MODULE |
| NT256D64S88A0G-75B | 184pin One Bank Unbuffered DDR SDRAM MODULE |
| NT256D64S88A0G-7K | 184pin One Bank Unbuffered DDR SDRAM MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NT128D64S88A0G-7K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:184pin One Bank Unbuffered DDR SDRAM MODULE |
| NT128D64S88A0G-8B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:184pin One Bank Unbuffered DDR SDRAM MODULE |
| NT128D64SH4B1G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:184 pin Unbuffered DDR DIMM |
| NT128D64SH4B1G-5T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:184 pin Unbuffered DDR DIMM |
| NT128D64SH4B1G-6K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:184 pin Unbuffered DDR DIMM |
發(fā)布緊急采購，3分鐘左右您將得到回復。