參數(shù)資料
型號(hào): NCV7380
廠商: ON SEMICONDUCTOR
英文描述: LIN Transceiver(LIN收發(fā)器)
中文描述: LIN收發(fā)器(林收發(fā)器)
文件頁(yè)數(shù): 10/14頁(yè)
文件大小: 108K
代理商: NCV7380
NCV7380
http://onsemi.com
10
Recommendations for System Design
The goal of the LIN physical layer standard is to have a
universal definition of the LIN system for plug and play
solutions in LIN networks up to 20 kBd bus speeds.
In case of small and medium LIN networks, it’s
recommended to adjust the total network capacitance to at
least 4.0 nF for good EMC and EMI behavior. This can be
done by setting only the master node capacitance. The
slave node capacitance should have a unit load of typically
220 pF for good EMC/EMI behavior.
In large networks with long bus lines and the maximum
number of nodes, some system parameters can exceed the
defined limits and the LIN system designer must intervene.
The whole capacitance of a slave node is not only the unit
load capacitor itself. Additionally, there is the capacitance
of wires and connectors, and the internal capacitance of the
LIN transmitter. This internal capacitance is strongly
dependent on the technology of the IC manufacturer and
should be in the range of 30 pF to 150 pF. If the bus lines
have a total length of nearly 40m, the total bus capacitance
can exceed the LIN system limit of 10 nF.
A second parameter of concern is the integrated slave
termination resistor tolerance. If most of the slave nodes
have a slave termination resistance at the allowed
maximum of 60 k , the total network resistance is more
than 700 . Even if the total network capacitance is below
or equal to the maximum specified value of 10 nF, the
network time constant is higher than 7.0 s.
This problem can be solved only by adjusting the master
termination resistor to the required maximum network time
constant of 5.0 s (max).
NOTE:
The NCV7380 meets the requirements for
implementation in RCbased slave nodes. The LIN
Protocol Specification requires the deviation of the slave
node clock to the master node clock after synchronization
must not differ by more than
Setting the network time constant is necessary in large
networks (primarily resistance) and also in small networks
(primarily capacitance).
2%.
MIN/MAX SLOPE TIME CALCULATION
(In accordance to the LIN System Parameter Table)
Figure 7. Slope Time and Slew Rate Calculation
(In accordance to LIN physical layer specification 1.3)
60%
100%
0%
t
srec
t
sdom
V
BUS
40%
V
dom
60%
40%
The slew rate of the bus voltage is measured between
40% and 60% of the output voltage swing (linear region).
The output voltage swing is the difference between
dominant and recessive bus voltage.
dV dt
0.2 *Vswing(t40%t60%)
The slope time is the extension of the slew rate tangent
until the upper and lower voltage swing limits:
tslope
5 * (t40%t60%)
The slope time of the recessive to dominant edge is directly
determined by the slew rate control of the transmitter:
tslope
VswingdV dt
The dominant to recessive edge is influenced from the
network time constant and the slew rate control, because it’s
a passive edge. In case of low battery voltages and high bus
loads the rising edge is only determined by the network. If the
rising edge slew rate exceeds the value of the dominant one,
the slew rate control determines the rising edge.
相關(guān)PDF資料
PDF描述
NCV7382 Enhanced LIN Transceiver(增強(qiáng)型LIN收發(fā)器)
NCV7510 FlexMOS Programmable Peak and Hold PWM MOSFET Predriver
NCV7510DW FlexMOS Programmable Peak and Hold PWM MOSFET Predriver
NCV7510DWR2 FlexMOS Programmable Peak and Hold PWM MOSFET Predriver
NCV7601 Quad Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NCV7380/D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LIN Transceiver
NCV7380_07 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:LIN Transceiver
NCV7380D 功能描述:IC TRANSCEIVER LINEAR 8-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件
NCV7380DG 功能描述:IC TRANSCEIVER LINEAR 8-SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件
NCV7380DR2 功能描述:IC TRANSCEIVER LINEAR 8-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件