- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361102 > NCP5424DG (ON SEMICONDUCTOR) Dual Synchronous Buck Controller with Input Current Sharing PDF資料下載
參數(shù)資料
| 型號： | NCP5424DG |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | Dual Synchronous Buck Controller with Input Current Sharing |
| 中文描述： | 1.5 A DUAL SWITCHING CONTROLLER, 750 kHz SWITCHING FREQ-MAX, PDSO16 |
| 封裝： | LEAD FREE, SOIC-16 |
| 文件頁數(shù)： | 12/18頁 |
| 文件大?。?/td> | 148K |
| 代理商： | NCP5424DG |
NCP5424
http://onsemi.com
12
The actual output voltage deviation due to ESR can then
be verified and compared to the value assigned by the
designer:
VESR
IOUT
Similarly, the maximum allowable ESL is calculated from
the following formula:
ESRMAX
ESLMAX
VESL
t
I
Selection of the Input Inductor
A common requirement is that the buck controller must
not disturb the input voltage. One method of achieving this
is by using an input inductor and a bypass capacitor. The
input inductor isolates the supply from the noise generated
in the switching portion of the buck regulator and also limits
the inrush current into the input capacitors upon power up.
The inductor’s limiting effect on the input current slew rate
becomes increasingly beneficial during load transients. The
worst case is when the load changes from no load to full load
(load step), a condition under which the highest voltage
change across the input capacitors is also seen by the input
inductor. The inductor successfully blocks the ripple current
while placing the transient current requirements on the input
bypass capacitor bank, which has to initially support the
sudden load change.
The minimum inductance value for the input inductor is
therefore:
LIN
V
(dI dt)MAX
where:
L
IN
= input inductor value;
V = voltage seen by the input inductor during a full load
swing;
(dI/dt)
MAX
= maximum allowable input current slew rate.
The designer must select the LC filter pole frequency so
that at least 40 dB attenuation is obtained at the regulator
switching frequency. The LC filter is a doublepole network
with a slope of 2.0, a rolloff rate of 40 dB/dec, and a
corner frequency:
fC
1
2
LC
where:
L = input inductor;
C = input capacitor(s).
SELECTION OF THE POWER FET
FET Basics
The use of a MOSFET as a power switch is compelled by
two reasons: 1)
high input impedance
; and 2)
fast switching
times
. The electrical characteristics of a MOSFET are
considered to be nearly those of a perfect switch. Control
and drive circuitry power is therefore reduced. Because the
input impedance is so high, it is voltage driven. The input of
the MOSFET acts as if it were a small capacitor, which the
driving circuit must charge at turn on. The lower the drive
impedance, the higher the rate of rise of V
GS
, and the faster
the turnon time. Power dissipation in the switching
MOSFET consists of 1) conduction losses, 2) leakage
losses, 3) turnon switching losses, 4) turnoff switching
losses, and 5) gatetransitions losses. The latter three losses
are proportional to frequency.
The most important aspect of FET performance is the
Static DrainToSource OnResistance (R
DS(ON)
), which
affects regulator efficiency and FET thermal management
requirements. The OnResistance determines the amount of
current a FET can handle without excessive power
dissipation that may cause overheating and potentially
catastrophic failure. As the drain current rises, especially
above the continuous rating, the OnResistance also
increases. Its positive temperature coefficient is between
+0.6%/
°
C and +0.85%/
°
C. The higher the OnResistance
the larger the conduction loss is. Additionally, the FET gate
charge should be low in order to minimize switching losses
and reduce power dissipation.
Both logic level and standard FETs can be used.
Voltage applied to the FET gates depends on the
application circuit used. Both upper and lower gate driver
outputs are specified to drive to within 1.5 V of ground when
in the low state and to within 2.0 V of their respective bias
supplies when in the high state. In practice, the FET gates
will be driven railtorail due to overshoot caused by the
capacitive load they present to the controller IC.
Selection of the Switching (Upper) FET
The designer must ensure that the total power dissipation
in the FET switch does not cause the power component’s
junction temperature to exceed 150
°
C.
The maximum RMS current through the switch can be
determined by the following formula:
IRMS(H)
IL(PEAK)2
IL(VALLEY)2
(IL(PEAK)
IL(VALLEY))
D
3
where:
I
RMS(H)
= maximum switching MOSFET RMS current;
I
L(PEAK)
= inductor peak current;
I
L(VALLEY)
= inductor valley current;
D = duty cycle.
Once the RMS current through the switch is known, the
switching MOSFET conduction losses can be calculated:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NCP5424DR2G | Dual Synchronous Buck Controller with Input Current Sharing |
| NCP5426SN13T1G | LDO Regulator/Vibration Motor Driver |
| NCP5500 | 500 mA Linear Regulator |
| NCP5500DT15RKG | 500 mA Linear Regulator |
| NCP5500DT50RKG | 500 mA Linear Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NCP5424DR2 | 功能描述:DC/DC 開關(guān)控制器 Dual Sync. Buck RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| NCP5424DR2G | 功能描述:DC/DC 開關(guān)控制器 Dual Sync. Buck w/Current Sharing RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| NCP5424EVB | 功能描述:電源管理IC開發(fā)工具 ANA SW REG EVAL BRD RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| NCP5425 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Dual Synchronous Buck Controller |
| NCP5425/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual Synchronous Buck Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。