參數(shù)資料
型號(hào)： NCP5322ADWG
廠(chǎng)商： ON SEMICONDUCTOR
元件分類(lèi)： 穩(wěn)壓器
英文描述： Two−Phase Buck Controller with Integrated Gate Drivers and 5−Bit DAC
中文描述： 1.5 A SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, PDSO28
封裝： LEAD FREE, SOIC-28
文件頁(yè)數(shù)： 17/31頁(yè)
文件大?。?/td> 726K
代理商： NCP5322ADWG
NCP5322A
http://onsemi.com
17
comparators output will saturate the opencollector output
transistor and the PWRGD pin will be pulled LOW.
Layout Guidelines
With the fast rise, high output currents of microprocessor
applications, parasitic inductance and resistance should be
considered when laying out the power, filter and feedback
signal sections of the board. Typically, a multilayer board
with at least one ground plane is recommended. If the layout
is such that high currents can exist in the ground plane
underneath the controller or control circuitry, the ground
plane can be slotted to route the currents away from the
controller. The slots should typically not be placed between
the controller and the output voltage or in the return path of
the gate drive. Additional power and ground planes or
islands can be added as required for a particular layout.
Gate drives experience high di/dt during switching and the
inductance of gate drive traces should be minimized. Gate
drive traces should be kept as short and wide as practical and
should have a return path directly below the gate trace.
Output filter components should be placed on wide planes
connected directly to the load to minimize resistive drops
during heavy loads and inductive drops and ringing during
transients. If required, the planes for the output voltage and
return can be interleaved to minimize inductance between
the filter and load.
The current sense signals are typically tens of millivolts.
Noise pickup should be avoided wherever possible.
Current feedback traces should be routed away from noisy
areas such as the switch node and gate drive signals. If the
current signals are taken from a location other than directly
at the inductor any additional resistance between the
pickoff point and the inductor appears as part of the
inherent inductor resistances and should be considered in
design calculations. The capacitors for the current feedback
networks should be placed as close to the current sense pins
as practical. After placing the NCP5322A control IC, follow
these guidelines to optimize the layout and routing:
1. Place the 1 F power supply bypass (ceramic)
capacitors close to their associated pins: V
CCL
,
V
CCH1
(and/or V
CCH2
), V
CCL1
(and/or V
CCL2
).
2. Place the MOSFETs to minimize the length of the
Gate traces. Orient the MOSFETs such that the
Drain connections are away from the controller and
the Gate connections are closest to the controller.
3. Place the components associated with the internal
error amplifier (R
FBK1
, C
FBK2
, C
AMP
, R
CMP1
,
C
CMP1
, R
DRP1
) to minimize the trace lengths to
the pins V
FB
, V
DRP
and COMP.
4. Place the current sense components (R
CS1
, R
CS2
,
C
CS1
, C
CS2
, R
CSREF
, C
CSREF
) near the CS1, CS2,
and CS
REF
pins.
5. Place the frequency setting resistor (R
OSC
) close to
the R
OSC
pin. The R
OSC
pin is very sensitive to
noise. Route noisy traces, such as the SWNODEs
and GATE traces, away from the R
OSC
pin and
resistor.
6. Place the Soft Start capacitor (C
SS
) near the Soft
Start pin.
7. Place the MOSFETs and output inductors to reduce
the size of the noisy SWNODEs. There is a trade
off between reducing the size of the SWNODEs
for noise reduction and providing adequate
heatsinking for the synchronous MOSFETs.
8. Place the input inductor and input capacitor(s) near
the Drain of the control (upper) MOSFETs. There
is a tradeoff between reducing the size of this
node to save board area and providing adequate
heatsinking for the control MOSFETs.
9. Place the output capacitors (electrolytic and ceramic)
close to the processor socket or output connector.
10. The trace from the SWNODEs to the current sense
components (R
CS1
, R
CS2
) will be very noisy.
Route this away from more sensitive, lowlevel
traces. The Ground layer can be used to help
isolate this trace.
11. The Gate traces are very noisy. Route these away
from more sensitive, lowlevel traces. Keep each
Gate signal on one layer and insure that there is an
uninterrupted return path directly below the Gate
trace. The Ground layer can be used to help isolate
these traces.
12. Don’t “daisy chain” connections to Ground from
one via. Allow each connection to Ground to have
its own via as close to the component as possible.
13. Use a slot in the ground plane from the bulk output
capacitors back to the input power connector to
prevent high currents from flowing beneath the
control IC. This slot should extend lengthwise
under the control IC and separate the connections
to “signal ground” and “power ground.” Examples
of signal ground include the capacitors at COMP,
CS
REF
, SoftStart (SS), V
CCL
, and REF, the
resistors at R
OSC
and I
LIM
, and the LGND pin to
the controller. Examples of power ground include
the capacitors to V
CCH1
(and/or V
CCH2
) and
V
CCL1
(and/or V
CCL2
), the Source of the
synchronous MOSFET, and the GND1 and GND2
pins of the controller.
14. The CS
REF
sense point should be equidistant
between the output inductors to equalize the PCB
resistance added to the current sense paths. This
will insure acceptable current sharing. Also, route
the CS
REF
connection away from noisy traces such
as the SWNODEs and GATE traces. If noise from
the SWNODEs or GATE signals capacitively
couples to the CS
REF
trace the external ramps will
be very noisy and voltage jitter will result.
15. Ideally, the SWNODEs are exactly the same shape
and the current sense points (connections to R
CS1
相關(guān)PDF資料
PDF描述
NCP5322ADWR2G Two−Phase Buck Controller with Integrated Gate Drivers and 5−Bit DAC
NCP5331FTR2G Two-Phase PWM Controller with Integrated Gate Drivers
NCP5331 Two-Phase PWM Controller with Integrated Gate Drivers
NCP5331FTR2 Two-Phase PWM Controller with Integrated Gate Drivers
NCP5383 Two Phase Buck Controller with Integrated Gate Drivers and AVP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NCP5322ADWR2 功能描述:DC/DC 開(kāi)關(guān)控制器 2 Phase Buck w/Gate RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開(kāi)關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
NCP5322ADWR2G 制造商:Rochester Electronics LLC 功能描述: 制造商:ON Semiconductor 功能描述:
NCP5331 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:Two-Phase PWM Controller with Integrated Gate Drivers
NCP5331/D 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:Two Phase PWM Controller with Integrated Gate Drivers
NCP5331_05 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:Two-Phase PWM Controller with Integrated Gate Drivers
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*