![](http://datasheet.mmic.net.cn/230000/NCP5214_datasheet_15596712/NCP5214_10.png)
NCP5214
http://onsemi.com
10
VDDQ Regulator in Standby Mode (S3)
During state S3, a powersaving mode is activated when
the FPWM pin is pulled to VCCA. In powersaving mode,
the switching frequency is reduced with the VDDQ output
current and the lowside FET is turned off after the
detection of negative inductor current, so as to enhance the
efficiency of the VDDQ regulator at light loads. The
switching frequency can be reduced smoothly until it
reaches the minimum frequency at about 15 kHz.
Therefore, perceptible audible noise can be avoided at light
load condition.
In powersaving mode, the lowside MOSFET is turned
off after the detection of negative inductor current and the
converter cannot sink current. The powersaving mode can
be disabled by pulling the FPWM pin to ground. Then, the
converter operates in forcedPWM mode with fixed
switching frequency and ability to sink current.
Fault Protection of VDDQ Regulator
During state S0 and S3, external resistor (RL1) sets the
current limit for the highside switch. An internal 35 A
current sink (IOC) at OCDDQ pin establishes a voltage
drop across this resistor. Besides, an offset voltage at the
magnitude of RL1xIOC is also developed at the
noninverting input of the current limit comparator. The
voltage at the noninverting input is compared to the
voltage at SWDDQ pin when the highside gate drive is
high after a fixed period of blanking time (150 ns) to avoid
false current limit triggering. When the voltage at SWDDQ
is lower than that at the noninverting input for a
consecutive 15 internal clock cycles, an overcurrent
condition occurs, during which, all outputs will be latched
off to protect against a shorttoground condition on
SWDDQ or VDDQ. The IC will be reset once VCCA or
VDDQEN is cycled.
Feedback Compensation of VDDQ Regulator
The compensation network is shown in Figure 2.
VTT Active Terminator in Normal Mode (S0)
The VTT active terminator is a twoquadrant linear
regulator with two internal Nchannel power FETs. It is
capable of sinking and sourcing at least 1.5 A continuous
current and up to 2.4 A transient peak current. It is activated
in normal mode in state S0 when the VTTEN pin is HIGH
and VDDQ is in regulation. Its input power path is from
VDDQ with the internal FETs gate drive power derived
from VCCA. The VTT internal reference voltage is derived
from the DDQREF pin. The VTT output is set to VDDQ/2
when VTT output is connecting to the FBVTT pin directly.
This regulator is stable with any value of output capacitor
greater than 30 F. The VTT regulator will have an internal
softstart when it is transited from disable to enable.
During the VTT softstart, a current limit is used as a
current source to charge up the VTT output capacitor. The
current limit is initially 1.0 A during VTT softstart. It is
then increased to 2.5 A after 1.0 ms or VTT output is in
regulation, whichever is earlier.
VTT Active Terminator in Standby Mode (S3)
VTT output is highimpedance in S3 mode.
Fault Protection of VTT Active Terminator
To provide protection for the internal FETs, bidirectional
current limit is implemented, preset at the minimum of
2.5 A magnitude.
Thermal Consideration of VTT Active Terminator
The VTT terminator is designed to handle large transient
output currents. If large currents are required for very long
duration, then care should be taken to ensure the maximum
junction temperature is not exceeded. The 5x6 DFN22 has
a thermal resistance of 35 C/W (dependent on air flow,
grade of copper, and number of vias).
In order to take full
advantage from this thermal capability of this package, the
thermal pad underneath must be soldered directly onto a
PCB metal substrate to allow good thermal contact.
VTTREF Output
The VTTREF output tracks VDDQREF/2 at
accuracy. It has source current capability of up to 15 mA.
VTTREF should be bypassed to analog ground of the
device by 1.0 F ceramic capacitor for stable operation.
The VTTREF is turned on as long as VDDQEN is pulled
high. In S0 mode, VTTREF softstarts with VDDQ and
tracks VDDQREF/2. In S3 mode, VTTREF is kept on with
VDDQ. VTTREF is turned off only in S4/S5 like VDDQ
output.
2%
Supply Voltage Undervoltage Monitor
The IC continuously monitors VCCA and VIN through
VCCA pin and OCDDQ pin respectively. VCCAGD is set
HIGH if VCCA is higher than its preset threshold (derived
from VREF with hysteresis). The IC will enter S5 state if
VCCA fails while in S0 and both VDDQEN and VTTEN
remain HIGH.
Thermal Shutdown
When the chip junction temperature exceeds 150 C, the
entire IC is shutdown. The IC resumes normal operation
only after the junction temperature dropping below 125 C.