- 您現在的位置：買賣IC網 > PDF目錄11790 > NCN6000DTBR2 (ON Semiconductor)IC INTERFACE SMART CARD 20TSSOP PDF資料下載
參數資料
| 型號： | NCN6000DTBR2 |
| 廠商： | ON Semiconductor |
| 文件頁數： | 5/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTERFACE SMART CARD 20TSSOP |
| 產品變化通告： | Product Obsolescence 01/Jul/2009 |
| 標準包裝： | 1 |
| 應用： | ATM 終端，氣泵，ISM |
| 接口： | 微控制器 |
| 電源電壓： | 2.7 V ~ 6 V |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 20-TSSOP |
| 包裝： | 標準包裝 |
| 安裝類型： | 表面貼裝 |
| 產品目錄頁面： | 1131 (CN2011-ZH PDF) |
| 其它名稱： | NCN6000DTBR2OSDKR |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
NCN6000
http://onsemi.com
13
Card VCC, Card CLOCK and Card Detection
Polarity Programming
The CRD_VCC and CLOCK_IN programming options
allows matching the system frequency with the card clock
frequency, and to select 3.0 V or 5.0 V CRD_VCC supply.
The CRD_DET programming option allows the usage of
either Normally Open or Normally Close detection switch.
Table 3 highlights the A0, A1, PGM and I/O logic states for
the possible options. The default power up reset condition
is state 1: asynchronous clock, ratio 1/1, CRD_CLK
active, CRD_DET = Normally Open, CRD_VCC = 3.0 V.
All states are latched for each output variable in
programming mode at the positive going slope of Chip
Select [CS] signal. It is the system designer’s responsibility
to set up the options needed to match the chip with the
peripherals. In particular, when using Normally Close
switch, the CRD_DET polarity must be defined during the
first cycles of the initialization.
Table 3. Card VCC, Card Clock and Card Detection Polarity Truth Table
HEXA
CS
PWR_ON
PGM
RESET
A1
A0
I/O
CRD_VCC
CRD_CLK
CRD_DET
STATUS
$00
L
L
3.0 V
CLOCK_IN 1/1
H (Note 13)
$01
L
L
H
3.0 V
CLOCK_IN 1/2
H (Note 13)
$02
L
L
H
L
3.0 V
CLOCK_IN 1/4
H (Note 13)
$03
L
L
H
3.0 V
CLOCK_IN 1/8
H (Note 13)
$04
L
L
H
L
5.0 V
CLOCK_IN 1/1
H (Note 13)
$05
L
L
H
L
H
5.0 V
CLOCK_IN 1/2
H (Note 13)
$06
L
L
H
L
5.0 V
CLOCK_IN 1/4
H (Note 13)
$07
L
L
H
5.0 V
CLOCK_IN 1/8
H (Note 13)
$08
L
L
H
L
START
H (Note 13)
$09
L
L
H
L
H
STOP Low
H (Note 13)
$0A
L
L
H
L
H
L
STOP High
H (Note 13)
$0B
L
L
H
L
H
Reserve
H (Note 13)
$0C
L
L
H
L
Normally Open
(Note 12)
H (Note 13)
$0D
L
L
H
L
H
Normally Close
(Note 12)
H (Note 13)
$0E
L
L
H
L
Normally Close
(Note 12)
H (Note 13)
$0F
L
L
H
Normally Close
Note 12)
H (Note 13)
$10
L
H
Z
L
Z
Card Present
$12
L
1
H
Z
L
H
Z
DCDC status
$14
L
H
Z
H
L
Z
Vbat
$16
L
1
H
Z
H
Z
CRD_VCC
9. The programmed conditions are latched upon the Chip Select (CS, pin 6) positive going transient.
10. Card clock integrity is guaranteed no spikes whatever be the frequency switching.
11. The STATUS register is not affected when the NCN6000 operates in any of the programming functions.
12. The CRD_VCC and CRD_CLK are not affected when the NCN6000 operates outside their respective decoded logic address.
13. The High Level on STATUS in registers $00 to $0F, inclusive, having being implemented to reduce current consumption but have no other
meanings.
14. At turn on, the NCN6000 is initialized with CRD_VCC = 3.0V, CLOCK_IN Ratio = 1/1, CRD_CLK = START, CRD_DET = Normally Open.
相關PDF資料 |
PDF描述 |
|---|---|
| DS8113-RNG+ | IC INTERFACE SMART CARD 28-SOIC |
| MAX1563ETC+ | IC CURR-LIM SW SNGL PROG 12-TQFN |
| MAX6817EUT+T | IC DEBOUNCER SWITCH DUAL SOT23-6 |
| D38999/20MD18PN | CONN RCPT 18POS WALL MNT W/PINS |
| D38999/26FC8PB | CONN PLUG 8POS STRAIGHT W/PINS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| NCN6000DTBR2G | 功能描述:輸入/輸出控制器接口集成電路 2.7V POS/ATM Smart Card Interface RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| NCN6001 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Smartcard Interface ICs |
| NCN6001/D | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Compact Smart Card Interface IC |
| NCN6001_06 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Compact Smart Card Interface IC |
| NCN6001_0610 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Smartcard Interface ICs |
發(fā)布緊急采購，3分鐘左右您將得到回復。