VDD LOGIC IO/CONTROL GND 200 ns Q1 Q2 Q3
參數(shù)資料
型號(hào): NCN4557MTR2G
廠商: ON Semiconductor
文件頁(yè)數(shù): 2/12頁(yè)
文件大?。?/td> 0K
描述: IC SMART CARD/SIM DUAL 16-QFN
標(biāo)準(zhǔn)包裝: 3,000
系列: *
應(yīng)用: *
接口: *
電源電壓: *
封裝/外殼: 16-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 16-QFN(3x3)
包裝: 帶卷 (TR)
安裝類型: 表面貼裝
NCN4557
http://onsemi.com
10
18 k
CRD_I/O
14 k
I/O
VDD
LOGIC
IO/CONTROL
GND
200 ns
Q1
Q2
Q3
CRD_VCC
Figure 10. Basic I/O line Interface
The typical waveform provided in Figure 11 shows how
the accelerator operates. During the first 200 ns (typical),
the slope of the rise time is solely a function of the pullup
resistor associated with the stray capacitance. During this
period, the PMOS devices are not activated since the input
voltage is below their Vgs threshold. When the input slope
crosses the Vgsth, the opposite one shot is activated,
providing a low impedance to charge the capacitance, thus
increasing the rise time as depicted in Figure 11. The same
mechanism applies for the opposite side of the line to make
sure the system is optimum.
Figure 11. CRD_IO Typical Rise and Fall Times
with Stray Capacitance > 30 pF
(33 pF capacitor connected on the board)
Powerup Sequence
The powerup sequence makes sure all the cardrelated
signals are LOW during the CRD_VCC positive going
slope. The Powerup sequence is activated by setting the
ENABLE Boolean signal HIGH. CRD_RST, CRD_CLK
and CRD_I/O are maintained LOW during the activation
stage until CRD_VCC reaches its nominal value (1.8 V or
3.0 V). Figure 7 shows the typical NCN4557 activation
sequence.
About 800
ms after CRD_VCC has reached its nominal
voltage value, CRD_IO and CRD_RST are released.
CRD_CLK is enabled during the rising slope of the
second clock cycle after CRD_IO and CRD_RST are
enabled.
Figure 12. NCN4557 PowerUp
CRD_RSTA/B
CRD_IOA/B
CRD_CLKA/B
CRD_VCCA/B
ENABLE
TON ~ 0.9 ms
2nd Rise Edge After
CRD_IOA/B Rising
In all cases the application software is responsible for the
smart card signal sequence (contact activation sequence,
cold reset and warm reset sequences).
Powerdown Sequence
The NCN4557 provides a powerdown sequence which is
activated by setting the ENABLE Boolean signal LOW.
The communication I/O session is terminated immediately
according to the ISO7816 and EMV specifications as
depicted in Figures 8 and 13.
ISO7816 Sequence:
CRD_RST is forced to LOW
CRD_CLK is forced to LOW 2 clock cycles after
ENABLE is set LOW unless CRD_CLK is already in
相關(guān)PDF資料
PDF描述
PIC16C54A-20/SS IC MCU OTP 512X12 20SSOP
VE-B0P-IX-F3 CONVERTER MOD DC/DC 13.8V 75W
D38999/26WE26HA CONN PLUG 26POS STRAIGHT W/PINS
PIC18LF45K80-I/P MCU PIC ECAN 32KB FLASH 40DIP
VI-J4N-IW-F1 CONVERTER MOD DC/DC 18.5V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NCN-4-8-2 制造商:z*INACTIVE* NATIONAL 功能描述:
NCN49597 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Power Line Carrier Modem
NCN49597ID11EVB 制造商:ON Semiconductor 功能描述:EVAL BOARD - Bulk
NCN49597MNG 功能描述:通信集成電路 - 若干 9.6 KBDS FLEX PLC MODEM RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數(shù)據(jù)速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube
NCN49597MNRG 功能描述:IC PLC MODEM FLEX 9.6KBDS 52-QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 調(diào)制解調(diào)器 - IC 和模塊 系列:* 標(biāo)準(zhǔn)包裝:25 系列:- 數(shù)據(jù)格式:V.21,V.22,V.23,V.29,V.32,V.34,V.90,V.92,Bell 103,Bell 212A 波特率:33.6k 電源電壓:3.3V 安裝類型:- 封裝/外殼:- 供應(yīng)商設(shè)備封裝:- 包裝:托盤 配用:591-1013-ND - KIT DEV SOCKETMODEM PARALLEL591-1009-ND - KIT DEV SRL SOCKETMODEM UNIVERSL 其它名稱:MT5656SMI-P-V-34.R2-SPMT5656SMI-P-V-34.R2-SP-NDQ4711574