參數(shù)資料
型號: NB4L16MMNEVB
廠商: ON Semiconductor
文件頁數(shù): 1/12頁
文件大小: 0K
描述: EVAL BOARD FOR NB4L16MMN
標準包裝: 1
主要目的: 計時,時鐘緩沖器 / 驅(qū)動器 / 接收器 / 變換器
嵌入式:
已用 IC / 零件: NB4L16M
主要屬性: 輸入最高達 5Gb/s 和 3.5GHz
次要屬性: 差分式 CML 輸出
已供物品:
其它名稱: NB4L16MMNEVBOS
Semiconductor Components Industries, LLC, 2009
August, 2009 Rev. 3
1
Publication Order Number:
NB4L16M/D
NB4L16M
2.5V/3.3V, 5 Gb/s Multi Level
Clock/Data Input to CML
Driver / Receiver / Buffer/
Translator with Internal
Termination
Description
The NB4L16M is a differential driver/receiver/buffer/translator
which can accept LVPECL, LVDS, CML, HSTL, LVCMOS/LVTTL
and produce 400 mV CML output. The device is capable of receiving,
buffering, and translating a clock or data signal that is as small as
75 mV operating up to 3.5 GHz or 5.0 Gb/s, respectively. As such, it is
ideal for SONET, GigE, Fiber Channel and backplane applications
(see Table 6 and Figures 20, 21 22, and 23).
Differential inputs incorporate internal 50
W termination resistors
and accept LVPECL (Positive ECL), LVTTL/LVCMOS, CML, HSTL
or LVDS. The differential 16 mA CML output provides matching
internal 50
W termination, and 400 mV output swing when externally
receiver terminated, 50
W to VCC (see Figure 19). These features
provide transmission line termination on chip, at the receiver and
driver end, eliminating any use of additional external components.
The VBB, an internally generated voltage supply, is available to this
device only. For singleended input configuration, the unused
complementary differential input is connected to VBB as a switching
reference voltage. The VBB reference output can be used also to
rebias capacitor coupled differential or singleended output signals.
For the capacitor coupled input signals, VBB should be connected to
the VTD pin and bypassed to ground with a 0.01 mF capacitor. When
not used VBB should be left open.
This device is housed in a 3x3 mm 16 pin QFN package.
Application notes, models, and support documentation are available at
Features
Maximum Input Clock Frequency up to 3.5 GHz
Maximum Input Data Rate up to 5.0 Gb/s
< 0.7 ps Maximum Clock RMS Jitter
< 10 ps Maximum Data Dependent Jitter at 2.5 Gb/s
220 ps Typical Propagation Delay
60 ps Typical Rise and Fall Times
CML Output with Operating Range:
VCC = 2.375 V to 3.6 V with VEE = 0 V
CML Output Level (400 mV PeaktoPeak Output),
Differential Output Only
50 W Internal Input and Output Termination Resistors
Functionally Compatible with Existing 2.5 V / 3.3 V LVEL, LVEP,
EP, and SG Devices
PbFree Packages are Available
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= PbFree Package
*For additional marking information, refer to
Application Note AND8002/D.
MARKING
DIAGRAM*
QFN16
MN SUFFIX
CASE 485G
http://onsemi.com
See detailed ordering and shipping information in the package
dimensions section on page 11 of this data sheet.
ORDERING INFORMATION
16
NB4L
16M
ALYWG
G
1
Q
Figure 1. Functional Block Diagram
VTD
D
50 W
VTD
50 W
R1
R2
R1
R2
VEE
VCC
(Note: Microdot may be in either location)
1
相關(guān)PDF資料
PDF描述
MAX6041AEUR-T IC VREF SRS PREC 4.096V SOT23-3
0982660408 CBL 38POS 0.5MM JMPR TYPE D 3"
H8MMS-1436G DIP CABLE - HDM14S/AE14G/HDM14S
B82422A3829K100 INDUCTOR .0082UH 800MA 1210 10%
MAX6001EUR-T IC VREF SERIES 1.25V SOT-23-3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NB4L16MMNG 功能描述:轉(zhuǎn)換 - 電壓電平 2.5V/3.3V 5Gb/s Driver/RCVR/Buffer RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8
NB4L16MMNR2 功能描述:轉(zhuǎn)換 - 電壓電平 2.5V/3.3V 5Gb/s RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8
NB4L16MMNR2G 功能描述:轉(zhuǎn)換 - 電壓電平 2.5V/3.3V 5Gb/s Driver/RCVR/Buffer RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8
NB4L339 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V 1:4 Clock Fanout Buffer
NB4L339_07 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator / Divider / Fan−Out Buffer