
www.clare.com
4
MXED102
Rev. 2
AD_IN
TESTA,
TESTB,
TESTC
I1TRIM
(6:0)
I2TRIM
(3:0)
VTRIM
(3:0)
I2_TST
IOUT(240-1)
CLK_ROW
PCB_ROW
Note: A => analog, I => digital input, O => digital output
A
A
A to D Input: The part can do an A to D conversion on the voltage on this input.
Test Outputs: The A, B, and C driver bank outputs are muxed to the TESTA, TESTB,
and TESTC pads respectively when these pads are pulled low. During normal
operation they are left open or tied to VDD.
Current Source 1 Trim: These pins must be left open.
A
A
Current Source 2 Trim: These pins must be left open.
A
Voltage Source Trim: These pins must be left open.
A
A
O
O
Current Source 2 Monitor: This pin must be left open.
Channel Outputs: The outputs of the driver IC that directly drives the display panel
Row Clock: Signal intended to drive the row driver IC shift data clock
Row Precharge: Signal intended to drive the row driver IC precharge input
ELECTRICAL SPECIFICATIONS
Positive currents flow into the part, negative currents flow out of the part, largest currents are currents with the great-
est absolute magnitude.
Absolute Maximum Ratings:
Parameter
Operating Condition
Min
Ambient temp
-
-65
Low voltage supply
-
-0.3
High voltage supply
-
-0.3
Typ
-
-
-
Max
155
7.0
35.0
Units
o
C
V
V
Operating Conditions:
Unless otherwise stated, all parameters are specified for the following operating conditions.
Parameter
Sym
Operating
Condition
-
-
-
Min
Typ
Max
Units
Ambient temp
Low voltage supply
High voltage supplies
TA
VCC
VDDA,
VDDB, VDDC
0
-
-
-
70
5.5
30
o
C
V
V
3.0
9.0
Supply Currents:
Parameter
Sym
Operating
Condition
-
Min
Typ
Max
Units
High voltage supply
current during standby
Internal high voltage
supply current during
operation
IDD
(stby)
IDD
(int)
-
-
TBD
uA
Current from VDD not
flowing out outputs or
into precharge circuit
Iout = per channel
-
14 mA+
12xIout
mA
-
-
Low voltage supply
current during standby
Low voltage supply
current during operation
ICC
(stby)
ICC
-
-
TBD
uA
-
-
-
10
mA
Preliminary
Pin List (continued)