參數資料
型號: MXED102
廠商: Clare, Inc.
英文描述: 240-Channel OLED Column Driver
中文描述: 240通道的OLED列驅動器
文件頁數: 3/20頁
文件大?。?/td> 3768K
代理商: MXED102
MXED102
www.clare.com
3
Rev. 2
Pin List
Name
VDDA,
VDDB,
VDDC
VCC
GND
GNDA
ISHRT
I/O/A
Description
High voltage supply A/B/C:
-
-
-
-
-
Logic supply:
Ground:
Analog ground:
Ground used to short output channels: There can be high currents on this line. It
should be separated from the circuit ground pads (GND) to prevent ground bounce.
Precharge A/B/C: Column precharge voltage outputs. PRECHA/B/C should be tied
to PRECHA/B/C of all other column drivers to ensure a uniform display precharge
and should be bypassed to ground with a capacitor at least 50 times the display
capacitance.
PRECHA,
PRECHB,
PRECHC
O/A
MASTER_IN
MASTER_OUT
RSTB
I
Master In: High input implies chip is master. This input is pulled low internally.
Master Out: MASTER_IN delayed by 1 LE clock cycle, sampled on rising edge of LE.
Reset Bar: Input signal used to reset digital logic for test purposes. This input is
pulled high internally.
Token Shift Clock: Input signal used to shift tokens down the length of the driver IC
and latch data into the corresponding columns. The direction of token shift is deter
mined by DIRTKN pin.
Left Token Bit: Input for shift right, output for shift left. Signal is used to pass the
tokens into and out of the driver IC. High state represents the presence of token.
Right Token Bit: Input for shift left, output for shift right. Signal is used to pass the
tokens into and out of the driver IC. High state represents the presence of token.
Token Direction Input: Input signal which, when high, causes the token to shift left to
right in the driver IC. A low signal causes the token to shift right to left. In the paral
lel data mode the token passes through the chip in 80 CLKSH clocks, in the serial
data mode the token passes through the chip in 240 CLKSH clocks. This input is
pulled high internally.
Latch Enable: Input signal used to begin data output. When data output begins, new
data input for the following row can begin.
Data A/B/C: Signal buses used to input the exposure data.
O
I
CLKSH
I
LTKNB
I/O
RTKNB
I/O
DIRTKN
I
LE
I
DA(5-0),
DB(5-0),
DC(5-0)
CLKEX
I
I
Exposure Clock: Input signal used to clock the driver IC's exposure counter from 0 to
63 for a row exposure. The signal must be cycled at least 64 times between LE
pulses to completely cycle the counter. Cycles of CLKEX beyond 64 will have no
effect.
Serial Clock: Clock to write serial data into all column drivers or read serial data from
the master column driver.
Serial Data: Serial data written to all column drivers or read from the master column
driver.
Initiate A/D sample. This input is pulled low internally.
CLKSER
I
SDATA
I/O
SAMPLE
I
Preliminary
相關PDF資料
PDF描述
MXED202 128-Channel OLED Row Driver
OAA160 DUAL POLE OptoMOS Relay
OAA160P DUAL POLE OptoMOS Relay
OAA160PTR DUAL POLE OptoMOS Relay
OAA160S DUAL POLE OptoMOS Relay
相關代理商/技術參數
參數描述
MXED202 制造商:CLARE 制造商全稱:Clare, Inc. 功能描述:128-Channel OLED Row Driver
MXED401 制造商:CLARE 制造商全稱:Clare, Inc. 功能描述:200-Column Cholesteric LCD Driver
MXE-DIN-RAIL-KIT-10 功能描述:安裝硬件 MXE DIN-RAIL mount kit x10, MXE-1000/1200/3000 DIN-RAIL mounting kit 10 pcs pack with packing box RoHS:否 制造商:Harwin 類型:SMT Cable Clip 材料:Phosphor Bronze 安裝孔大小: 長度:5 mm 外徑: 內徑: 厚度: 電鍍:Tin 螺紋大小:
MX-EM2 制造商:Maxxtro 功能描述:
MXF10A 制造商:NSC 制造商全稱:National Semiconductor 功能描述:2 Watt Audio Power Amplifier with Selectable Shutdown Logic Level