- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380581 > MX98224EC (Electronic Theatre Controls, Inc.) 24-port Dual-Speed Ethernet Switch Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | MX98224EC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 24-port Dual-Speed Ethernet Switch Controller |
| 中文描述： | 24端口雙速以太網(wǎng)交換機(jī)控制器 |
| 文件頁數(shù)： | 1/38頁 |
| 文件大小： | 274K |
| 代理商： | MX98224EC |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
PRELIMINARY
MX98224EC
24-port Dual-Speed Ethernet Switch Controller
P/N:PM0782
REV. 0.2, Apr, 18, 2001
1
FEATURES
l
Single chip 24-port 10/100M wire speed Ethernet
switching controller with all memory embedded
l
Integration of 24-port dual speed, full/half duplex
capable Media Access Controllers (MACs) with RMII
interfaces
l
Support IEEE 802.3x compliant flow control for FDX
and back-pressure flow control for HDX
l
Auto-negotiation through MDC/MDIO
l
Support source/destination MAC address lookup and
aging within built-in storage of 8K MAC address (4K
entries each entry table)
l
Self address learning, forwarding, and filtering
schemes
l
Store-and-Forward switching operation
l
12-group port base VLAN with port overlapping
l
IEEE 802.1q CoS and two priority queues support
based on port, tagging, and TOS configurations
l
Address table and PHY register access allowed
through CPU processor
l
Dynamic buffer management
l
No head-of-line blocking system support
l
Power on self diagnostic
l
Serial EEPROM (93C46) interface for auto-
configuration
l
Broadcast storm prevention
l
Serial CPU interface support for system configuration
required
l
Three alter/self-diagnostic LED interface
l
CMOS, 1.8/3.3V I/O tolerance
l
208 PQFP package
GENERAL DESCRIPTION
MX98224EC is a stand-alone 10/100M Ethernet switch
controller with SRAM embedded which saves 2-3 extra
64KX64 SRAM cost. Any standalone desktop or
enterprising Ethernet switches can be achieved by
simply combining MX98224EC and quad/octal physical
devices. All 24 ports are full duplex capable to provide
dedicated 20/200M bandwidth connections each port.
MX98224EC
basically
supports
switching scheme with two address entry tables, 4K size
each. The function modules integrated in controller
include 24-port half/full-duplex compatible media access
controller with RMII interface, address resolution logic
(ARL) for address learning, filtering, recognition, priority
queue manager, port base VLAN. It fully complies with
IEEE Std. 802.3/802.3u/802.1q specifications and
supports MDC/MDIO interface for physical layer
management with industrial standard physical devices.
store-and-forward
The switch architecture adopting dynamic buffer
management shared by 24 ports can reach full-line
speed of high performance application. To save
system cost, single 50Mhz clock is for RMII and system
requirement. MX98224EC proceeds in advanced
foundry and smaller package which consumes lower
power dissipation.
The smart features with low power CPU or EEPROM
are for system configuration and ALR access required.
Also, it emphasizes at Class of Service (CoS) which
extracts various packet types in appropriate forwarding
scheme. Now, Voice over IP (VoIP) is applied the
feature for cutting voice packet latency and promise the
quality of service. In addition, port-base VLAN is
another valuable feature for the switches. MX98224EC
offers 12 groups with port overlapping allowed. The
feature can add on more security and data flow in the
same switch with different groups should get connection
through router. The powerful switching architecture
and robust design can easily reach high performance,
non-blocking data flow.
Head-of-line blocking prevents switch performance, and
operation defective from other port impacts. The switch
architecture provides a clean port independent
operation. It guarantees port transmission or receive
is not affected by other ports.
Moreover, user can discard broadcast packets regarding
the threshold of system overload. This prevents
potential broadcast storming from abnormal events.
After buffer fullness drops in the safe margin, the switch
controller jumps into flow control state to allow physical
ports work as normal condition.
MX98224EC provides self on test as soon as power on
or reset. It will detect all buffer memory and address
table and others. If defective, LED is automatically on.
Several LEDs are defined in switch controller like status
of broadcast storm, packet loss, and buffer full.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX98705 | 100 Base-TX PHY-PMD Transceiver(100 Base-TX PHY-PMD 收發(fā)器) |
| MX98715AEC-C | Circular Connector; No. of Contacts:37; Series:MS27466; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:15-35 RoHS Compliant: No |
| MX98715AEC-D | Circular Connector; No. of Contacts:37; Series:MS27466; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Wall Mount Receptacle RoHS Compliant: No |
| MX98715AEC-E | Circular Connector; No. of Contacts:6; Series:MS27466; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:17; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:17-6 RoHS Compliant: No |
| MX98715 | SINGLE CHIP FAST ETHERNET NIC CONTROLLER - CRYSTAL VERSION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX98702 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
| MX98704 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:100BASE-TX PHYSICAL DATA TRANSCEIVER |
| MX98704EC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:100BASE-TX PHYSICAL DATA TRANSCEIVER |
| MX98704QC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:100BASE-TX PHYSICAL DATA TRANSCEIVER |
| MX98713 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。