- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380550 > MX29F001TPC-90 (MACRONIX INTERNATIONAL CO LTD) 1M-BIT [128K x 8] CMOS FLASH MEMORY PDF資料下載
參數(shù)資料
| 型號： | MX29F001TPC-90 |
| 廠商： | MACRONIX INTERNATIONAL CO LTD |
| 元件分類： | DRAM |
| 英文描述： | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
| 中文描述： | 128K X 8 FLASH 5V PROM, 90 ns, PDIP32 |
| 封裝： | 0.600 INCH, PLASTIC, DIP-32 |
| 文件頁數(shù)： | 12/43頁 |
| 文件大?。?/td> | 876K |
| 代理商： | MX29F001TPC-90 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
12
REV. 2.1, JUN. 14, 2001
P/N: PM0515
MX29F001T/B
WRITE PULSE "GLITCH" PROTECTION
Noise pulses of less than 5ns(typical) on CE or WE will not
initiate a write cycle.
POWER SUPPLY DECOUPLING
In order to reduce power switching effect, each device
should have a 0.1uF ceramic capacitor connected
between its VCC and GND. (Using a 10uF bulk capacitor
connected for high current condition is available if
necessary.)
LOGICAL INHIBIT
Writing is inhibited by holding any one of OE = VIL, CE =
VIH or WE = VIH. To initiate a write cycle CE and WE must
be a logical zero while OE is a logical one.
CHIP UNPROTECT WITH 12V SYSTEM
The MX29F001T/B also features the chip unprotect
mode, so that all sectors are unprotected after chip
unprotect completion to incorporate any changes in the
code.
To activate this mode, the programming equipment must
force VID on control pin OE and address pin A9. The CE
pins must be set at VIL. Pins A6 must be set to VIH.(see
Table 2) Refer to chip unprotect algorithm and waveform
for the chip unprotect algorithm. The unprotection
mechanism begins on the falling edge of the WE pulse
and is terminated with the rising edge of the same.
It is also possible to determine if the chip is unprotected
in the system by writing the Read Silicon ID command.
Performing a read operation with A1=VIH, it will produce
00H at data outputs (Q0-Q7) for an unprotected sector. It
is noted that all sectors are unprotected after the chip
unprotect algorithm is completed.
CHIP PROTECTION WITHOUT 12V SYSTEM
The MX29F001T/B also feature a hardware chip protection
method in a system without 12V power suppply. The
programming equipment do not need to supply 12 volts to
protect all sectors. The details are shown in chip protect
algorithm and waveform.
CHIP UNPROTECT WITHOUT 12V SYSTEM
The MX29F001T/B also feature a hardware chip
unprotection method in a system without 12V power
supply. The programming equipment do not need to
supply 12 volts to unprotect all sectors. The details are
shown in chip unprotect algorithm and waveform.
POWER-UP SEQUENCE
The MX29F001T/B powers up in the Read only mode. In
addition, the memory contents may only be altered after
successful completion of the predefined command
sequences.
CHIP PROTECTION WITH 12V SYSTEM
The MX29F001T/B features hardware chip protection.
which will disable both program and erase operations. To
activate this mode, the programming equipment must
force VID on address pin A9 and control pin OE, (suggest
VID=12V) A6=VIL and CE=VIL.(see Table 2) Programming
of the protection circuitry begins on the falling edge of the
WE pulse and is terminated with the rising edge of the
same. Please refer to chip protect algorithm and waveform.
To verify programming of the protection circuitry, the
programming equipment must force VID on address pin
A9 ( with CE and OE at VIL and WE at VIH. When A1=1,
it will produce a logical "1" code at device output Q0 for the
protected status. Otherwise the device will produce 00H
for the unprotected status. In this mode, the address,except
for A1, are don't care. Address locations with A1 = VIL are
reserved to read manufacturer and device codes.(Read
Silicon ID)
It is also possible to determine if the chip is protected in
the system by writing a Read Silicon ID command.
Performing a read operation with A1=VIH, it will produce
a logical "1" at Q0 for the protected status.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX29F001TTC-12 | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX29F001TTC-55 | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX29F001TTC-70 | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX29F001TTC-90 | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX29F001TQC-12 | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX29F001TPI-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| MX29F001TPI-55 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| MX29F001TPI-70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| MX29F001TPI-90 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| MX29F001TQC-12 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:1M-BIT [128K x 8] CMOS FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。