- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380527 > MX10EXAQCG (MACRONIX INTERNATIONAL CO LTD) XA 16-bit Microcontroller Family 64K Flash/2K RAM, Watchdog, 2UARTs PDF資料下載
參數(shù)資料
| 型號(hào)： | MX10EXAQCG |
| 廠商： | MACRONIX INTERNATIONAL CO LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | XA 16-bit Microcontroller Family 64K Flash/2K RAM, Watchdog, 2UARTs |
| 中文描述： | 16-BIT, FLASH, 30 MHz, MICROCONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 45/55頁 |
| 文件大?。?/td> | 488K |
| 代理商： | MX10EXAQCG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
45
P/N:PM0625
Specifications subject to change without notice, contact your sales representatives for the most update information.
REV. 1.0, JUL. 01, 2005
MX10EXA
SYMBOL FIGURE
PARAMETER
VARIABLE CLOCK
MIN
UNIT
MAX
Data Write Cycle
t
WLWH
t
LLWL
t
QVWX
t
WHQX
t
AVWL
24
24
24
24
24
WR pulse width
ALE falling edge to WR asserted
Data valid before WR asserted (data setup time)
Data hold time after WR de-asserted (Note 6)
Address valid to WR asserted (address setup time) (V9 * t
C
)-22
(Note 5)
Hold time of unlatched part of address after WR
is de-asserted
(V8 * t
C
)-10
(V12 * t
C
)-10
(V13 * t
C
)-22
(V11 * t
C
)-5
ns
ns
ns
ns
ns
t
UAWH
24
(V11 * t
C
)-7
ns
Wait Input
t
WTH
25
WAIT stable after bus strobe
(RD,WR,or PSEN) asserted
WAIT hold after bus strobe
(RD,WR,or PSEN) asserted
(V10*t
C
)-30
ns
t
WTL
25
(V10 * t
C
)-5
ns
NOTES:
1.Load capacitance for all outputs = 80p F.
2.Variables V1 through V13 reflect programmable bus timing, which is programmed via the Bus Timing registers
(BTRH and BTRL). Refer to the
XA User Guide
for details of the bus timing settings.
V1)
This variable represents the programmed width of the ALE pulse as determined by the ALEW bit in the BTRL
register. V1 = 0.5 if the ALEW bit = 0, and 1.5 if the ALEW bit = 1.
V2)
This variable represents the programmed width of the PSEN pulse as determined by the CR1 and CR0 bits
or the CRAl, CRA0, and ALEW bits in the BTRL register.
- For a bus cycle with no ALE, V2 = l if CR1/0 = 00, 2 if CR1/0 = 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11. Note that
during burst mode code fetches, PSEN does not exhibit transitions at the boundaries of bus cycles. V2 still applies
for the purpose of determining peripheral timing requirements.
- For a bus cycle with an ALE, V2 = the total bus cycle duration (2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 =
10, and 5 if CRA1/0 = 11) minus the number of clocks used by ALE (V1 + 0.5).
Example: If CRA1/0 = 10 and ALEW = 1, the V2 = 4 - (1.5 + 0.5) = 2.
V3)
This variable represents the programmed length of an entire code read cycle with ALE. This time is deter
mined by the CRA1 and CRA0 bits in the BTRL register. V3 = the total bus cycle duration (2 if CRA1/0 =00,
3 if CRA1/0 =01, 4 if CRA1/0 = 10, and 5 it CRA1/0 = 11).
V4)
This variable represents the programmed length of an entire code read cycle with no ALE. This time is
determined by the CR1 and CR0 bits in the BTRL register. V4 = 1 if CR1/0 = 00,2 if CR1/0= 01,3 if CR1/0= 10,
and 4 if CR1/0 = 11.
V5)
This variable represents the programmed length of an entire data read cycle with no ALE. this time is
determined by the DR1 and DR0 bits in the BTRH register. V5 = l if DR1/0 = 00,2 if DR1/0 = 01,3 if DR1/0 =
10, and 4 it DR1/0 = 11.
V6)
This variable represents the programmed length of an entire data read cycle with ALE. The time is determined
by the DRA1 and DRA0 bits in the BTRH register. V6 = the total bus cycle duration (2 if DRA1/0 = 00, 3 if
DRA1/0 = 01, 4 if DRA1/0 = 10, and 5 if DRA1/0 = 11).
V7)
This variable represents the programmed width of the RD pulse as determined by the DR1 and DR0 bits or
the DRA1, DRA0 in the BTRH register, and the ALEW bit in the BTRL register. Note that during a 16-bit
operation on an 8-bit external bus, RD remains low and does not exhibit a transition between the first and
second byte bus cycles. V7still applies for the purpose of determining peripheral timing requirements. The
timing for the first byte is for a bus cycle with ALE, the timing for the second byte is for a bus cycle with no
ALE.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX10EXAUC | XA 16-bit Microcontroller Family 64K Flash/2K RAM, Watchdog, 2UARTs |
| MX10EXAUCG | XA 16-bit Microcontroller Family 64K Flash/2K RAM, Watchdog, 2UARTs |
| MX10EXA | XA 16-bit Microcontroller Family 64K Flash/2K RAM, Watchdog, 2UARTs |
| MX10F201FC | High-Performance and Low Power Microcontroller designed for Use Many Applications |
| MX10FMAXDPC | SINGLE-CHIP 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX10EXAUC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:XA 16-bit Microcontroller Family 64K Flash/2K RAM, Watchdog, 2UARTs |
| MX10EXAUCG | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:XA 16-bit Microcontroller Family 64K Flash/2K RAM, Watchdog, 2UARTs |
| MX10F201FC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:High-Performance and Low Power Microcontroller designed for Use Many Applications |
| MX10FMAXDPC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:SINGLE-CHIP 8-BIT MICROCONTROLLER |
| MX10FMAXDQC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:SINGLE-CHIP 8-BIT MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。