MYSON
TECHNOLOGY
MTV012A
MTV012A Revision 1.1 12/23/1998
12/14
EMI
= 1
→
Enables master IIC bus interrupt.
MBUF
(w) :
Master IIC data shift register write; after START and before STOP condition, this
register will resume MTV012A's transmission to the IIC bus.
MBUF
(r) :
Master IIC data shift register read; after START and before STOP condition, this
register will resume MTV012A's receiving from the IIC bus.
WDT
(w) :
Watchdog timer control register.
= 1
= 1
CLRDDC
= 1
LVSEL
= 1
= 0
WDT2: WDT0
= 0
= 1
= 2
= 3
= 4
= 5
= 6
= 7
WEN
WCLR
→
Enables the watchdog timer.
→
Clears the watchdog timer.
→
Clears the DDC2 flag.
→
Low voltage reset will occur when VDD < 4.1V.
→
Low voltage reset will occur when VDD < 3.6V.
→
Overflow interval = 8 x 0.25 sec.
→
Overflow interval = 1 x 0.25 sec.
→
Overflow interval = 2 x 0.25 sec.
→
Overflow interval = 3 x 0.25 sec.
→
Overflow interval = 4 x 0.25 sec.
→
Overflow interval = 5 x 0.25 sec.
→
Overflow interval = 6 x 0.25 sec.
→
Overflow interval = 7 x 0.25 sec.
FIFO
(w) :
Writes FIFO contents.
SLVCTR
(w) :
Slave IIC block control.
= 1
= 0
= 1
= 0
= 1
ESLVMI
ENSLV
→
Enables slave IIC block.
→
Disables slave IIC block.
→
Slave IIC connects to ISDA/ISCL.
→
Slave IIC connects to HSDA/HSCL.
→
Enables slave buffer interrupt.
→
Enables slave address match interrupt.
SLVsel
ESLVBI
= 1
SLVSTUS
(r) : Slave IIC block status.
WADR
SLVS
= 1
= 1
→
The data in SLVBUF is a word address.
→
The slave block has detected a START; will be cleared when STOP
is detected.
→
SLVBUF has been loaded with a new data byte; reset by S/W
reading SLVBUF.
→
Slave block has detected the slave address match condition; cleared
by S/W writing 0 to SLVMI.
SLVBI
= 1
SLVMI
= 1
SLVINT
(w) :
Slave block interrupt. The SLVBI/SLVMI interrupt will set its flag, and, if the
corresponding interrupt enable bit is set, the 8051 INT1 source will be driven by a zero
level. Software MUST clear this register while serving the interrupt routine.
= 1
→
No action.
= 0
→
Clears SLVMI.
SLVMI
SLVBUF
(r) :
Slave IIC data latch.
SLVADR
(w) : Slave IIC address to which the slave block should respond.