- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT9300B (Zarlink Semiconductor Inc.) Multi-Channel Voice Echo Canceller PDF資料下載
參數(shù)資料
| 型號： | MT9300B |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Multi-Channel Voice Echo Canceller |
| 中文描述： | 多通道語音回聲消除器 |
| 文件頁數(shù)： | 15/39頁 |
| 文件大?。?/td> | 629K |
| 代理商： | MT9300B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
MT9300B
Data Sheet
15
Zarlink Semiconductor Inc.
Serial Data Interface Timing
The MT9300B provides ST-BUS and GCI interface timing. The Serial Interface clock frequency, C4i, is 4.096 MHz.
The input and output data rate of the ST-Bus and GCI bus is 2.048 Mb/s.
The 8 KHz input frame pulse can be in either ST-BUS or GCI format. The MT9300B automatically detects the
presence of an input frame pulse and identifies it as either ST-BUS or GCI. In ST-BUS format, every second falling
edge of the C4i clock marks a bit boundary, and the data is clocked in on the rising edge of C4i, three quarters of
the way into the bit cell (See Figure 10). In GCI format, every second rising edge of the C4i clock marks the bit
boundary, and data is clocked in on the second falling edge of C4i, half the way into the bit cell (see Figure 11).
Figure 8 - Memory Mapping of per channel Control and Status Registers
00h
Control Reg A1
01h
Decay Step Size Reg
02h
03h
Base
Addr +
Echo Canceller A
04h
06h
Reserved
Flat Delay Reg
Control Reg A2
Status Reg
Reserved
05h
Control Reg A3
08h
Decay Step Number
07h
Reserved
09h
Rin Peak Detect Reg
0Ch
Sin Peak Detect Reg
0Eh
Error Peak Detect Reg
10h
Reserved
12h
DTDT Reg
14h
Reserved
16h
NLPTHR
18h
Step Size, MU
1Ah
Reserved
1Ch
Reserved
1Eh
20h
Control Reg B1
21h
Decay Step Size Reg
22h
23h
24h
26h
Reserved
Flat Delay Reg
Control Reg B2
Status Reg
Reserved
25h
Control Reg B3
28h
Decay Step Number
27h
Reserved
29h
Rin Peak Detect Reg
2Ch
Sin Peak Detect Reg
2Eh
Error Peak Detect Reg
30h
Reserved
32h
DTDT Reg
34h
Reserved
36h
NLPTHR
38h
Step Size, MU
3Ah
Reserved
3Ch
Reserved
3Eh
Base
Addr +
Echo Canceller B
Reserved
0Ah
Reserved
0Bh
Reserved
2Ah
Reserved
2Bh
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9300BL | Multi-Channel Voice Echo Canceller |
| MT9300BV | Multi-Channel Voice Echo Canceller |
| MT9315 | CMOS Acoustic Echo Canceller |
| MT933 | 3.3V 10/100 Fast Ethernet Transceiver to MII |
| MT933CG | 3.3V 10/100 Fast Ethernet Transceiver to MII |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9300BL | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel Voice Echo Canceller |
| MT9300BV | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel Voice Echo Canceller |
| MT9315 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller |
| MT9315AE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller |
| MT9315AP | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。