- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT9171AE1 (ZARLINK SEMICONDUCTOR INC) Digital Subscriber Interface Circuit Digital Network Interface Circuit PDF資料下載
參數(shù)資料
| 型號： | MT9171AE1 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Digital Subscriber Interface Circuit Digital Network Interface Circuit |
| 中文描述： | DATACOM, DIGITAL SLIC, PDIP22 |
| 封裝： | LEAD FREE, PLASTIC, DIP-22 |
| 文件頁數(shù)： | 6/28頁 |
| 文件大?。?/td> | 552K |
| 代理商： | MT9171AE1 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
MT9171/72
Data Sheet
6
Zarlink Semiconductor Inc.
Figure 5 - DV Port - 80 kbit/s (Modes 0,4)
Figure 6 - DV Port - 160 kbit/s (Modes 0,4)
In DIGITAL NETWORK (DN) mode, upon entering the DNIC from the DV and CD ports, the B-channel data, D-
channel D0 (and D1 for 160 kbit/s), the HK bit of the C-channel (160 kbit/s only) and a SYNC bit are combined in a
serial format to be sent out on the line by the Transmit Interface (Figures 11, 12). The SYNC bit produces an
alternating 1-0 pattern each frame in order for the remote end to extract the frame alignment from the line. It is
possible for the remote end to lock on to a data bit pattern which simulates this alternating 1-0 pattern that is not the
true SYNC. To decrease the probability of this happening the DNIC may be programmed to put the data through a
prescrambler that scrambles the data according to a predetermined polynomial with respect to the SYNC bit. This
greatly decreases the probability that the SYNC pattern can be reproduced by any data on the line. In order for the
echo canceller to function correctly, a dedicated scrambler is used with a scrambling algorithm which is different for
the SLV and MAS modes. These algorithms are calculated in such a way as to provide orthogonality between the
near and far end data streams such that the correlation between the two signals is very low.
For any two DNICs on a link, one must be in SLV mode with the other in MAS mode. The scrambled data is
differentially encoded which serves to make the data on the line polarity-independent. It is then biphase encoded as
shown in Figure 10. See “Line Interface” section for more details on the encoding. Before leaving the DNIC the
differentially encoded biphase data is passed through a pulse-shaping bandpass transmit filter that filters out the
high and low frequency components and conditions the signal for transmission on the line.
Channel Time 0
D-Channel
Channel Time 1
C-Channel
Channel Time 2
B1-Channel
11.7
μ
sec
F0
C4
DSTo
DSTi
F0o
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
C
0
C
1
C
2
C
3
C
4
C
5
C
6
C
7
B
7
B
6
B
5
B
4
B
3
B
2
B
1
B
0
C
0
C
1
C
2
C
3
C
4
C
5
C
6
C
7
B
7
B
6
B
5
B
4
B
3
B
2
B
1
B
0
D
0
D
0
Channel Time 0
D-Channel
Channel Time 1
C-Channel
Channel Time 2
B1-Channel
15.6
μ
sec
F0
C4
DSTo
DSTi
F0o
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
C
0
C
1
C
2
C
3
C
4
C
5
C
6
C
7
B
7
B
6
B
5
B
4
B
3
B
2
B
1
B
0
C
0
C
1
C
2
C
3
C
4
C
5
C
6
C
7
B
7
B
6
B
5
B
4
B
3
B
2
B
1
B
0
D
0
D
0
Channel Time 3
B2-Channel
B
7
B
6
B
5
B
4
B
3
B
2
B
1
B
0
B
7
B
6
B
5
B
4
B
3
B
2
B
1
B
0
相關PDF資料 |
PDF描述 |
|---|---|
| MT9171 | ISO2-CMOS ST-BUS FAMILY |
| MT9171AE | ISO2-CMOS ST-BUS FAMILY |
| MT9171AN | ISO2-CMOS ST-BUS FAMILY |
| MT9171AP | ISO2-CMOS ST-BUS FAMILY |
| MT9171 | ISO2-CMOS ST-BUS⑩ FAMILY Digital Subscriber Interface Circuit Digital Network Interface Circuit |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT9171AN | 制造商:Microsemi Corporation 功能描述: |
| MT9171AN1 | 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE DNIC 1.5UM - Rail/Tube |
| MT9171ANR | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Subscriber Interface Circuit Digital Network Interface Circuit |
| MT9171ANR1 | 制造商:Microsemi Corporation 功能描述:PB FREE DNIC 1.5MM - Tape and Reel 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE DNIC 1.5MM - Tape and Reel |
| MT9171AP | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:ISO2-CMOS ST-BUS FAMILY |
發(fā)布緊急采購，3分鐘左右您將得到回復。