- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359235 > MT9171 (Zarlink Semiconductor Inc.) ISO2-CMOS ST-BUS FAMILY PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9171 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | ISO2-CMOS ST-BUS FAMILY |
| 中文描述： | ISO2 -意法半導(dǎo)體的CMOS總線家庭 |
| 文件頁(yè)數(shù)： | 18/25頁(yè) |
| 文件大?。?/td> | 401K |
| 代理商： | MT9171 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)
MT9171/72
Advance Information
9-132
Figure 16 - C4 Clock & Frame Pulse Alignment for ST-BUS Streams in DN Mode
Figure 17 - Frequency Locking for the C4 and OSC1 Clocks in MAS/DN Mode
AC Electrical Characteristics
- Clock Timing - MOD Mode (Figure 18)
Timing is over recommended temperature & power supply voltage ranges.
* Typical figures are at 25
°
C, for design aid only: not guaranteed and not subject to production testing.
Figure 18 - RCK, TCK & CLD Timing For MOD Mode
Characteristics
Sym
80 kbit/s
160 kbit/s
Units
Test
Conditions
Min
Typ*
Max Min
Typ*
Max
1 TCK/RCK Clock Period
2 TCK/RCK Clock Width
3 TCK/RCK Clock Transition Time
4 CLD to TCK Setup Time
5 CLD to TCK Hold Time
6 CLD Width Low
7 CLD Period
t
CP
t
CW
t
CT
t
CLDS
t
CLDH
t
CLDW
t
CLDP
12.5
6.25
20
3.125
3.125
6.05
8
x
t
CP
6.25
3.125
20
1.56
1.56
2.925
8
x
t
CP
μ
s
μ
s
ns
μ
s
μ
s
μ
s
μ
s
C
L
=40pF
C4
F0
2.0V
0.8V
2.0V
0.8V
t
C4P
t
C4W
t
F0S
t
F0H
t
F0W
t
C4W
C4
OSC1
2.0V
0.8V
3.0V
2.0V
J
C
Φ
RCK
TCK
CLD
t
CT
t
CP
t
CLDS
t
CLDH
t
CW
t
CT
t
CLDW
t
CW
2.4V
0.4V
2.4V
0.4V
2.4V
0.4V
t
CP
Note 1:
TCK and CLD are generated on chip and provide the data clocks for the CD port and the transmit section of the
DV port. RCK, also generated on chip, is extracted from the receive data and only clocks out the data at the D
o
output
and may be skewed with respect to TCK due to end-to-end delay.
Note 2:
At the slave end TCK is phase locked to RCK.
The rising edge of TCK will lead the rising edge of RCK by approximately 90
o
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9171AE | ISO2-CMOS ST-BUS FAMILY |
| MT9171AN | ISO2-CMOS ST-BUS FAMILY |
| MT9171AP | ISO2-CMOS ST-BUS FAMILY |
| MT9171 | ISO2-CMOS ST-BUS⑩ FAMILY Digital Subscriber Interface Circuit Digital Network Interface Circuit |
| MT9171AE | ISO2-CMOS ST-BUS⑩ FAMILY Digital Subscriber Interface Circuit Digital Network Interface Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9171_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Subscriber Interface Circuit Digital Network Interface Circuit |
| MT9171AE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:ISO2-CMOS ST-BUS FAMILY |
| MT9171AE1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Subscriber Interface Circuit Digital Network Interface Circuit |
| MT9171AN | 制造商:Microsemi Corporation 功能描述: |
| MT9171AN1 | 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE DNIC 1.5UM - Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。