- 您現在的位置：買賣IC網 > PDF目錄383645 > MT90840AP (Mitel Networks Corporation) Distributed Hyperchannel Switch PDF資料下載
參數資料
| 型號： | MT90840AP |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Distributed Hyperchannel Switch |
| 中文描述： | 分布式Hyperchannel開關 |
| 文件頁數： | 2/4頁 |
| 文件大?。?/td> | 98K |
| 代理商： | MT90840AP |
MT90840
Advance Information
2-190
Functional Description
Real time multimedia applications require the
transmission of mixed voice and data transmission
into the same integrated network and transmission
media. The network must simultaneously ensure that
data (at N x 64 kbit/s) maintains time slot sequence
integrity and provide constant delay through the
switch.
The MT90840 device bridges existing Mitel ST-BUS
components into a new networking environment.
Mixed data, voice and video signals can be time-
interchanged or multiplexed from serial PCM
streams onto a serial high speed Time Division
Multiplex (TDM) isochronous backbone operating at
SONET rates such as 51 (STS-1) or 155 Mb/s (STS-
3). Figure 1 shows the MT90840 functional block
diagram.
Today, transmission links operating at SONET rates
utilize
Serial-to-Parallel
converter devices (or framers) which perform
embedded framing functions and give the user the
access to the payload of the high speed frame.
and
Parallel-to-Serial
The MT90840 device provides an 8-bit bidirectional
parallel data port (PDP) which directly interfaces to
the user data interface of typical high speed framers,
allowing designers to build distributed networking
systems with interconnection speeds up to 155 Mb/s.
Figure 2 depicts an example of distributed
networking application in Computer Telephony
Integration (CTI) systems. Figure 3 shows an
example of interconnection between the MT90840
and high speed S/P & P/S framers used when
implementing 155 Mb/s transmission links.
The MT90840 device is designed to switch 64 kbit/s
or wideband N x 64 kb/s channels from a Serial Data
Port (SDP) to the Parallel Data Port (connected to
high speed framers) and vice versa. The MT90840
Parallel Data Port is designed to accept data rates
up to 19.44 Mbyte/s and the Serial Data Port can be
programmed to connect to PCM serial streams at
2.048, 4.096 and 8.192 Mb/s.
Since the parallel and serial ports of the MT90840
device operate at different rates, an internal rate
converter circuit associated with a multiple buffer
time interchange block is employed to achieve the
rate adaptation between the two ports.
The internal time interchange block allows the
switching of 512 64 kb/s channels on the serial
interface in a flexible connection scheme. This is
accomplished by a feature called "per channel
direction control" available on the 16 serial streams.
For example, in some applications up to 512
channels from the serial port can be time
interchanged to the parallel port side. In the opposite
direction up to 512 channels coming from the parallel
port can be dropped or time interchanged to the
serial port side.
The device's clock synchronization and reference
options allow many applications and topologies when
isochronous TDM backbones are required. Two
major clock synchronization schemes provided by
the MT90840 allow the serial port interface (ST-BUS)
to provide the master clock and frame reference
signals for the distributed high speed backbone
(master operation) or to derive the entire ST-BUS
clock and frame reference signals from the high
speed backbone (slave operation). Figure 3 depicts
an example of Master Operation.
This type of synchronization scheme may be used in
applications such as MVIP multi-chassis level 3
interface (MC-3 system) utilizing point to point or
point to multipoint switching connections.
When the MT90840 device operates in a ring type of
application like the system depicted in Figure 2, a
special mode called Parallel Data Bypass is provided
to allow all or part of the received input parallel data
to be bypassed to the output parallel port feeding the
ring back with the data which is not destined (to be
dropped) to the local station. The selection of the
data destined (dropped) for the local station can be
done through CPU programming. In this mode, the
CPU has the full control on managing the outgoing
bandwidth (from the serial interface to the high
speed link) so that it does not contend with the
bypassed data.
For CPU access to the serial channels, the MT90840
device can be programmed using message mode
with fast memory access times. By using the Mitel
message mode, the microprocessor can access
serial input and output TDM data on a per channel
basis to control devices such as the Mitel’s digital
transceivers like MT8972B, MT8930/1, MT8910 and
T1/CEPT trunks through the ST-BUS interface.
相關PDF資料 |
PDF描述 |
|---|---|
| MT9085B | PAC - Parallel Access Circuit(并行存取電路) |
| MT9092 | Digital Telephone with HDLC(數字電話（帶高階數據鏈路控制HDLC）) |
| MT9092 | ISO2-CMOS ST-BUS⑩ FAMILY Digital Telephone with HDLC (HPhone-II) |
| MT9094 | Digital Telephone (DPhone-II)(數字電話) |
| MT9122 | Dual Voice Echo Canceller with Tone Detection(雙話音回聲消除器（帶音調檢測功能）) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MT90840AP1 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 512 X 2430/512 X 512/2.373K X 2.373K 5V 84PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH DHS 84PLCC 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH DHS 84PLCC |
| MT90840APR1 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 512 X 2430/512 X 512/2.373K X 2.373K 5V 84PLCC - Tape and Reel 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH DHS 84PLCC 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH DHS 84PLCC |
| MT9085 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS PAC - Parallel Access Circuit |
| MT9085AP | 制造商:Microsemi Corporation 功能描述:WAN/TDM SWITCH 制造商:Zarlink Semiconductor Inc 功能描述:WAN/TDM SWITCH |
| MT9085BP | 制造商:Microsemi Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。