參數(shù)資料
型號(hào): MT9040
廠商: Mitel Networks Corporation
英文描述: T1/E1 Synchronizer(T1/E1 系統(tǒng)同步裝置(由一個(gè)數(shù)字鎖相環(huán)組成))
中文描述: 的T1/E1同步(T1/E1的系統(tǒng)同步裝置(由一個(gè)數(shù)字鎖相環(huán)組成))
文件頁(yè)數(shù): 18/20頁(yè)
文件大?。?/td> 82K
代理商: MT9040
MT9040
Advance Information
18
See "Notes" following AC Electrical Characteristics tables.
Notes:
Voltages are with respect to ground (V
) unless otherwise stated.
Supply voltage and operating temperature are as per Recommended Operating Conditions.
Timing parameters are as per AC Electrical Characteristics - Timing Parameter Measurement Voltage Levels
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
20.
21.
22.
23.
24.
25.
26.
27.
28.
29.
30.
31.
32.
33.
34.
35.
36.
37.
38.
Normal Mode selected.
Freerun Mode selected.
8kHz Frequency Mode selected.
1.544MHz Frequency Mode selected.
2.048MHz Frequency Mode selected.
19.44MHz Frequency Mode selected.
Master clock input OSCi at 20MHz
0ppm.
Master clock input OSCi at 20MHz
±
32ppm.
Master clock input OSCi at 20MHz
±
100ppm.
Reference input at
0ppm.
Reference input at
±
32ppm.
Reference input at
±
100ppm.
For Freerun Mode of
0ppm.
For Freerun Mode of
±
32ppm.
For Freerun Mode of
±
100ppm.
For capture range of
±
230ppm.
For capture range of
±
198ppm.
For capture range of
±
130ppm.
25pF capacitive load.
OSCi Master Clock jitter is less than 2nspp, or 0.04UIpp where1UIpp=1/20MHz.
Jitter on reference input is less than 7nspp.
Applied jitter is sinusoidal.
Minimum applied input jitter magnitude to regain synchronization.
Loss of synchronization is obtained at slightly higher input jitter amplitudes.
Within 10ms of the state, reference or input change.
1UIpp = 125us for 8kHz signals.
1UIpp = 648ns for 1.544MHz signals.
1UIpp = 488ns for 2.048MHz signals.
1UIpp = 158ns for 6.312MHz signals.
1UIpp = 244ns for 4.096MHz signals.
1UIpp = 122ns for 8.192MHz signals.
1UIpp = 61ns for 16.384MHz signals.
1UIpp = 51.44ns for 19.44MHz signals.
No filter.
40Hz to 100kHz bandpass filter.
With respect to reference input signal frequency.
After a RST.
Master clock duty cycle 40% to 60%.
AC Electrical Characteristics - OSCi 20MHz Master Clock Input
Characteristics
Sym
Min
Max
Units
Conditions/Notes
1
Tolerance
-0
+0
ppm
13,16
2
-32
+32
ppm
14,17
3
-100
+100
ppm
15,18
4
Duty cycle
40
60
%
5
Rise time
10
ns
6
Fall time
10
ns
相關(guān)PDF資料
PDF描述
MT9041A ()
MT9041B T1/E1 System Synchronizer(T1/E1系統(tǒng)同步裝置(由一個(gè)數(shù)字鎖相環(huán)組成))
MT9042B ()
MT9042C Multitrunk System Synchronizer(多中繼系統(tǒng)同步裝置)
MT9043 T1/E1 System Synchronizer(T1/E1 系統(tǒng)同步裝置(由一個(gè)數(shù)字鎖相環(huán)組成))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90401 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL
MT90401AB 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH System Synchronizer
MT90401AB1 制造商:Microsemi Corporation 功能描述:FRAMER SDH/SONET 3.3V 80LQFP EP - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER SONET/SDH 80LQFP 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER SONET/SDH 80LQFP
MT9040AN 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Synchronizer
MT9040AN1 制造商:Microsemi Corporation 功能描述:FRAMER E1 /T1 3.3V 48SSOP - Rail/Tube