參數(shù)資料
型號(hào)： MT8986AE
廠商： Mitel Networks Corporation
英文描述： CMOS ST-BUS⑩ FAMILY Multiple Rate Digital Switch
中文描述： 意法半導(dǎo)體的CMOS總線⑩家庭多速率數(shù)字開關(guān)
文件頁數(shù)： 21/46頁
文件大?。?/td> 765K
代理商： MT8986AE
MT8986
Data Sheet
21
Zarlink Semiconductor Inc.
Frame Input Offset Register - Read/Write
Figure 8 - Frame Input Offset (FIO) Register
x=Don’t care
Applications
Switch Matrix Architectures
The MT8986 is an ideal device for designs of medium size switch matrix. For applications where voice and grouped
data channels are transported within the same frame, the voice samples have to be time interchanged with a
minimum delay while maintaining the integrity of grouped data. To guarantee the integrity of grouped data during
switching and to provide a minimum delay for voice connections, the MT8986 provides the per-channel selection
between variable and constant throughput delay. This can be selected by the V/C bit of the Connection Memory
High locations.
Different connectivities at different data rates can be built to accommodate Non-Blocking matrices of up to 512
channels while maintaining the per channel selection of the device's throughput delay. Some examples of such
Non-Blocking configurations are given in Figures 9 to 11.
For applications where voice and data samples are encoded into individual 64 kb/s time-slots on an 8 kHz frame
basis, the switch matrix can operate with time interchange procedures where only variable throughput delay is
guaranteed. For such applications, the MT8986 device allows cost effective implementations of Non-Blocking
matrices ranging up to 1024 channels. Figures 12 and 13 show the block diagram of implementations with Non-
Blocking capacities of 512 and 1024-channel, respectively.
BIT
7-5
NAME
OFB2-0
DESCRIPTION
Offset Bits 2-0
. These three bits define the time it takes the Serial Interface receiver to recognize
and store the first bit of the serial input streams; i.e., to start assuming a new internal frame. The
input frame offset can be selected to be up to 4 CK clock periods from the time when frame pulse
input signal is applied to the FR input.
OFB2
OFB1
OFB0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Number of Clock Periods
Normal Operation. No bit offsetting.
1
2
3
4
Reserved
Reserved
Reserved
If frame input offset operation is not required, this register should be cleared by the CPU during system initialization.
OFB2
OFB1
OFB0
X
X
X
X
X
7
6
5
4
3
2
1
0
相關(guān)PDF資料
PDF描述
MT8986AL CMOS ST-BUS⑩ FAMILY Multiple Rate Digital Switch
MT8986AP CMOS ST-BUS⑩ FAMILY Multiple Rate Digital Switch
MT8D264G-6 x64 Fast Page Mode DRAM Module
MT8D264G-6X x64 EDO Page Mode DRAM Module
MT8D264G-7 x64 Fast Page Mode DRAM Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT8986AE1 制造商:Microsemi Corporation 功能描述:PB FREE MULTIPLE RATE DIGITAL SWITCH 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 256 X 256/512 X 256/128 X 128 131.072MBPS 5V 40P - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM/TSI SWITCH 512X256 40PDIP 制造商:Microsemi Corporation 功能描述:IC TDM/TSI SWITCH 512X256 40PDIP
MT8986AL 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 256 X 256/512 X 256/128 X 128 131.072MBPS 5V 44M - Trays 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 256 X 256/512 X 256/128 X 128 131.072MBPS 5V 44M - Trays
MT8986AL1 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 256 X 256/512 X 256/128 X 128 131.072MBPS 5V 44M - Trays 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 256 X 256/512 X 256/128 X 128 131.072MBPS 5V 44M - Trays
MT8986AP 制造商:Microsemi Corporation 功能描述:
MT8986AP1 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 256 X 256/512 X 256/128 X 128 131.072MBPS 5V 44P - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM/TSI SWITCH 512X256 44PLCC 制造商:Microsemi Corporation 功能描述:IC TDM/TSI SWITCH 512X256 44PLCC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*