參數(shù)資料
型號(hào)： MT8985AL
廠商： ZARLINK SEMICONDUCTOR INC
元件分類(lèi)： 路由/交換
英文描述： Enhanced Digital Switch
中文描述： TELECOM, DIGITAL TIME SWITCH, PQFP44
封裝： 10 X 10 MM, 2 MM HEIGHT, MO-112AA-1, MQFP-44
文件頁(yè)數(shù)： 7/26頁(yè)
文件大?。?/td> 568K
代理商： MT8985AL
MT8985
Data Sheet
7
Zarlink Semiconductor Inc.
Figure 3 - Address Memory Map
Note: "x" Don’t care
Software Control
The address lines on the microprocessor interface give access to the MT8985 internal registers and memories. If
the A5,A1,A0 address line inputs are LOW, then the MT8985 Internal Control Register is addressed (see Figure 3).
If A5 input line is HIGH, then the remaining address input lines are used to select Memory subsections of 32
locations corresponding to the number of channels per input or output stream. As explained in the Control register
description, the address input lines and the Stream Address bits (STA) of the Control register give the user the
capability of selecting all positions of the MT8985 Data and Connect memories.
The data in the Control register consists of Split memory and Message mode bits, Memory select and Stream
Address bits (see Figure 4). The memory select bits allow the Connect Memory HIGH or LOW or the Data Memory
to be chosen, and the Stream Address bits define an internal memory subsections corresponding to input or output
ST-BUS streams. Bit 7 (Split Memory) of the Control register allows split memory operation whereby reads are from
the Data memory and writes are to the Connect Memory LOW.
The Message Enable bit (bit 6) places every output channel on every output stream in message mode; i.e., the
contents of the Connect Memory LOW (CML) are output on the ST-BUS output streams once every frame unless
the ODE input pin is LOW. If ME bit is HIGH, then the MT8985 behaves as if bits 2 (Message Channel) and 0
(Output Enable) of every Connect Memory HIGH (CMH) locations were set to HIGH, regardless of the actual value.
If ME bit is LOW, then bit 2 and 0 of each Connect Memory HIGH location operates normally. In this case, if bit 2 of
the CMH is HIGH, the associated ST-BUS output channel is in Message mode. If bit 2 of the CMH is LOW, then the
contents of the CML define the source information (stream and channel) of the time slot that is to be switched to an
output.
If the ODE input pin is LOW, then all serial outputs are high-impedance. If ODE is HIGH, then bit 0 (Output Enable)
of the CMH location enables (if HIGH) or disables (if LOW) the output drivers for the corresponding individual ST-
BUS output stream and channel.
The contents of bit 1 (CSTo) of each Connection Memory High location (see Figure 5) is output on CSTo pin once
every frame. The CSTo pin is a 2048 Mbit/s output which carries 256 bits. If CSTo bit is set HIGH, the
corresponding bit on CSTo output is transmitted in HIGH. If CSTo bit is LOW, the corresponding bit on the CSTo
output is transmitted in LOW. The contents of the 256 CSTo bits of the CMH are transmitted sequentially on to the
CSTo output pin and are synchronous to the ST-BUS streams. To allow for delay in any external control circuitry the
contents of the CSTo bit is output one channel before the corresponding channel on the ST-BUS streams. For
example, the contents of CSTo bit in position 0 (ST0, CH0) of the CMH, is transmitted synchronously with ST-BUS
channel 31, bit 7. The contents of CSTo bit in position 32 (ST1, CH0) of the CMH is transmitted during ST-BUS
channel 31 bit 6. Bit V/C (Variable/Constant Delay) on the Connect Memory High locations allow per-channel
selection between Variable and Constant throughput delay capabilities.
A5
A4
A3
A2
A1
A0
LOCATION
0
1
1
1
1
1
1
1
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
1
1
Control Register
Channel 0
Channel 1
Channel 31
相關(guān)PDF資料
PDF描述
MT8985AP Enhanced Digital Switch
MT8985APR Enhanced Digital Switch
MT8985APR1 Enhanced Digital Switch
MT8985AP1 Enhanced Digital Switch
MT8985 CMOS ST-BUS⑩ FAMILY Enhanced Digital Switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT8985AL1 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 256 X 256 16.384MBPS 5V 44MQFP - Trays
MT8985AP 制造商:Microsemi Corporation 功能描述: 制造商:Mitel Networks Corporation 功能描述: 制造商:MITEL 功能描述:
MT8985AP1 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 256 X 256 16.384MBPS 5V 44PLCC /BAKE/DRYPACK - Rail/Tube 制造商:Microsemi Corporation 功能描述:ENHANCED DIGITAL SWITCH 制造商:Zarlink Semiconductor Inc 功能描述:ENHANCED DIGITAL SWITCH
MT8985APR 制造商:Microsemi Corporation 功能描述:
MT8985APR1 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 256 X 256 16.384MBPS 5V 44PLCC - Tape and Reel 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM/TSI SWITCH 256X256 44PLCC 制造商:Microsemi Corporation 功能描述:IC TDM/TSI SWITCH 256X256 44PLCC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*