參數(shù)資料
型號: MT8966
廠商: Mitel Networks Corporation
元件分類: Codec
英文描述: Integrated PCM Filter Codec
中文描述: 集成的PCM編解碼器
文件頁數(shù): 9/32頁
文件大?。?/td> 607K
代理商: MT8966
MT8960/61/62/63/64/65/66/67
Data Sheet
9
Zarlink Semiconductor Inc.
Table 2 - Control States - Register A
Control Registers A, B
The contents of these registers control the filter/codec functions as described in Tables 2 and 3.
Bit 7 of the registers is the MSB and is defined as the first bit of the serial data stream input (corresponding to the
sign bit of the PCM word).
On initial power-up these registers are set to the powerdown condition for a maximum of 25 clock cycles. During
this time it is impossible to change the data in these registers.
Chip Testing
By enabling Register B with valid data (eight-bit control word input to CSTi when F1i=GNDD and CA= V
CC
) the chip
testing mode can be entered. Bits 6 and 7 (most sign bits) define states for testing the transmit filter, receive filter
and the codec function. The input in each case is V
X
input and the output in each case is V
R
output. (See Table 3 for
details.)
Loopback
Loopback of the filter/codec is controlled by the control word entered into Register A. Bits 6 and 7 (most sign bits)
provide either a digital or analog loopback condition. Digital loopback is defined as follows:
PCM input data at DSTi is latched into the PCM input register and the output of this register is connected to
the input of the 3-state PCM output register.
The digital input to the PCM digital-to-analog decoder is disconnected, forced to zero (0).
The output of the PCM encoder is disabled and thus the encoded data is lost. The PCM output at DSTo is
determined by the PCM input data.
Analog loopback is defined as follows:
PCM input data is latched, decoded and filtered as normal but not output at V
R
.
Analog output buffer at V
R
has its input shorted to GNDA and disconnected from the receive filter output.
Analog input at V
X
is disconnected from the transmit filter input.
The receive filter output is connected to the transmit filter input. Thus the decode signal is fed back through
the receive path and encoded in the normal way. The analog output buffer at V
R
is not tested by this
configuration.
In both cases of loopback, DSTi is the input and DSTo is the output.
BIT 7
BIT 6
FUNCTION CONTROL
0
0
Normal operation
0
1
Digital Loopback
1
0
Analog Loopback
1
1
Powerdown
BIT 2
BIT 1
BIT 0
TRANSMIT (A/D)
FILTER GAIN (dB)
相關PDF資料
PDF描述
MT8966AS Integrated PCM Filter Codec
MT8981DP1 ISO-CMOS ST-BUS
MT8981DPR ISO-CMOS ST-BUS
MT8981DPR1 ISO-CMOS ST-BUS
MT8981D-1 ISO-CMOS ST-BUS⑩ FAMILY Digital Switch
相關代理商/技術參數(shù)
參數(shù)描述
MT8966AS 制造商:MITEL 功能描述:
MT8966AS1 制造商:Microsemi Corporation 功能描述: 制造商:Microsemi Corporation 功能描述:PCM FLTR CODEC 20SOIC W - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CODEC U-LAW CCITT PCM 20SOIC 制造商:Microsemi Corporation 功能描述:IC CODEC U-LAW CCITT PCM 20SOIC
MT8966ASR1 制造商:Microsemi Corporation 功能描述:AUD CODEC 1ADC / 1DAC 20SOIC W - Tape and Reel 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CODEC U-LAW CCITT PCM 20SOIC 制造商:Microsemi Corporation 功能描述:IC CODEC U-LAW CCITT PCM 20SOIC
MT8967 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Integrated PCM Filter Codec
MT8967AS 制造商:Microsemi Corporation 功能描述: