參數(shù)資料
型號(hào)： MT8952B
廠商： Mitel Networks Corporation
英文描述： HDLC Protocol Controller(高階數(shù)據(jù)鏈路控制（HDLC）的協(xié)議控制器)
中文描述： HDLC協(xié)議控制器（高階數(shù)據(jù)鏈路控制（HDLC的）的協(xié)議控制器）
文件頁(yè)數(shù)： 3/27頁(yè)
文件大?。?/td> 170K
代理商： MT8952B
ISO-CMOS
MT8952B
3-63
Table 1. Register Addresses
11
CS
Chip Select Input
- This is an active LOW input enabling the Read or Write operation to
various registers in the Protocol Controller.
12
E
Enable Clock Input
- This input activates the Address Bus and R/W input and enables
data transfers on the Data Bus.
13
R/W
Read/Write Control -
This input controls the direction of data flow on the data bus. When
HIGH, the I/O buffer acts as an output driver and as an input buffer when LOW.
14
V
SS
D0-D7
Ground (0 Volt).
15-22
Bidirectional Data Bus -
These Data Bus I/O ports allow the data transfer between the
HDLC Protocol Controller and the microprocessor.
23
REOP
Receive End Of Packet (Output) -
This is a HIGH going pulse that occurs for one bit
duration when a closing flag is detected on the incoming packets, or the incoming packet is
aborted, or when an invalid packet of 24 or more bits is received.
24
TEOP
Transmit End Of Packet (Output) -
This is a HIGH going pulse that occurs for one bit
duration when a packet is transmitted correctly or aborted.
25
CKi
Clock Input (Bit rate clock or 2 x bit rate clock in ST-BUS format while in the Internal
Timing Mode and bit rate Clock in the External Timing Mode)
- This is the clock input
used for shifting in/out the formatted packets. It can be at bit rate (C2i) or twice the bit rate
(C4i) in ST-BUS format while the Protocol Controller is in the Internal Timing Mode.
Whether the clock should be C2i (typically 2.048 MHz) or C4i (typically 4.096 MHz) is
decided by the BRCK bit in the Timing Control Register. If the Protocol Controller is in the
External Timing Mode, it is at the bit rate.
26
F0i
Frame Pulse Input -
This is the frame pulse input in ST-BUS format to establish the
beginning of the frame in the Internal Timing Mode. This is also the signal clocking the
watchdog timer.
27
RST
RESET Input -
This is an active LOW Schmitt Trigger input, resetting all the registers
including the transmit and receive FIFOs and the watchdog timer.
28
V
DD
Supply (5 Volts).
Address Bits
Registers
A3
A2
A1
A0
Read
Write
0
0
0
0
FIFO Status
-
0
0
0
1
Receive Data
Transmit Data
0
0
1
0
Control
Control
0
0
1
1
Receive Address
Receive Address
0
1
0
0
C-Channel Control (Transmit)
C-Channel Control (Transmit)
0
1
0
1
Timing Control
Timing Control
0
1
1
0
Interrupt Flag
Watchdog Timer
0
1
1
1
Interrupt Enable
Interrupt Enable
1
0
0
0
General Status
-
1
0
0
1
C-Channel Status (Receive)
-
Pin Description (continued)
Pin No.
Name
Description
相關(guān)PDF資料
PDF描述
MT8971B Digital Subscriber Interface Circuit(數(shù)字用戶接口電路（提供高速，全雙工數(shù)字傳送的多功能設(shè)備）)
MT8972B Digital Network Interface Circuit(數(shù)字網(wǎng)絡(luò)接口電路（提供高速，全雙工數(shù)字傳送的多功能設(shè)備）)
MT8981D Digital Switch(數(shù)字開關(guān)（在微處理器控制下，轉(zhuǎn)換PCM編碼控制的話音或數(shù)據(jù)）)
MT89L80 CMOS ST-BUS⑩ FAMILY Digital Switch
MT89L80AN CMOS ST-BUS⑩ FAMILY Digital Switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT8952B-1 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO-CMOS ST-BUS⑩ FAMILY HDLC Protocol Controller
MT8952BC 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO-CMOS ST-BUS⑩ FAMILY HDLC Protocol Controller
MT8952BE 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO-CMOS ST-BUS⑩ FAMILY HDLC Protocol Controller
MT8952BE1 制造商:Microsemi Corporation 功能描述:PB FREE HDLC CONTROLLER, PLASTIC - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE HDLC CONTROLLER, PLASTIC - Rail/Tube
MT8952BP 制造商:Microsemi Corporation 功能描述: 制造商:ZARLINK 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*