- 您現在的位置：買賣IC網 > PDF目錄359233 > MT8941BP1 (ZARLINK SEMICONDUCTOR INC) Advanced T1/CEPT Digital Trunk PLL PDF資料下載
參數資料
| 型號： | MT8941BP1 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 通信及網絡 |
| 英文描述： | Advanced T1/CEPT Digital Trunk PLL |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQCC28 |
| 封裝： | LEAD FREE, PLASTIC, MS-018AB, LCC-28 |
| 文件頁數： | 2/27頁 |
| 文件大?。?/td> | 491K |
| 代理商： | MT8941BP1 |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
MT8941B
Data Sheet
2
Zarlink Semiconductor Inc.
Figure 2 - Pin Connections
Pin Description
Pin #
Name
Description
DIP
PLCC
1
1
EN
CV
Variable clock enable (TTL compatible input)
- This input directly controls the three states
of CV (pin 22) under all modes of operation. When HIGH, enables CV and when LOW, puts
it in high impedance condition. It also controls the three states of CVb signal (pin 21) if MS1
is LOW. When ENCV is HIGH, the pin CVb is an output and when LOW, it is in high
impedance state. However, if MS1 is HIGH, CVb is always an input.
2
2
MS0
Mode select ‘0’ input (TTL compatible) -
This input in conjunction with MS1 (pin 4) selects
the major mode of operation for both DPLLs. (Refer to Tables 1 and 2.)
3
3
C12i
12.352 MHz Clock input (TTL compatible) -
Master clock input for DPLL #1.
4
6
MS1
Mode select-1 input (TTL compatible) -
This input in conjunction with MS0 (pin 2) selects
the major mode of operation for both DPLLs. (Refer to Tables 1 and 2.)
5
7
F0i
Frame pulse input (TTL compatible) -
This is the frame pulse input at 8 kHz. DPLL #1
locks to the falling edge of this input to generate T1 (1.544 MHz) clock.
6
8
F0b
Frame pulse Bidirectional (TTL compatible input and Totem-pole output) -
Depending
on the minor mode selected for DPLL #2, it provides the 8 kHz frame pulse output or acts as
an input to an external frame pulse.
7
9
MS2
Mode select-2 input (TTL compatible) -
This input in conjunction with MS3 (pin 17) selects
the minor mode of operation for DPLL #2. (Refer to Table 3.)
8
10
C16i
16.384 MHz Clock input (TTL compatible) -
Master clock input for DPLL #2.
9
11
EN
C4o
Enable 4.096 MHz clock (TTL compatible input) -
This active high input enables C4o (pin
11) output. When LOW, the output C4o is in high impedance condition.
10
12
C8Kb
Clock 8 kHz Bidirectional (TTL compatible input and Totem-pole output) -
This is the 8
kHz input signal on the falling edge of which the DPLL #2 locks during its NORMAL mode.
When DPLL #2 is in SINGLE CLOCK mode, this pin outputs an 8 kHz internal signal
provided by DPLL #1 which is also connected internally to DPLL #2.
28 PIN PLCC
24 PIN PDIP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
24
23
22
21
20
19
18
17
ENVC
MS0
C12i
MS1
F0i
F0b
MS2
C16i
ENC4o
C8Kb
C4o
VSS
VDD
RST
CV
CVb
Yo
Bi
Ai
MS3
ENC2o
C2o
C2o
C4b
4
5
6
7
8
9
10
11
25
24
23
22
21
20
19
N
NC
CVb
Yo
Bi
Ai
MS3
ENC2o
NC
MS1
F0i
F0b
MS2
C16i
ENC4o
C
3
2
1
2
2
2
1
1
1
1
1
1
1
C
M
E
V
R
C
C
C
V
C
C
N
相關PDF資料 |
PDF描述 |
|---|---|
| MT8941BPR | Round Conductor Flat Cable, 3849/96 30 AWG, .033 (0.85) |
| MT8941BPR1 | Advanced T1/CEPT Digital Trunk PLL |
| MT8941 | CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL |
| MT8941AE | CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL |
| MT8941AP | CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MT8941BPR | 制造商:ZARLINK 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
| MT8941BPR1 | 制造商:Microsemi Corporation 功能描述:ADVANCED T1/CEPT DIG.TRUNK PLL EOL160209 |
| MT8950 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO-CMOS ST-BUS⑩ FAMILY Data Codec |
| MT8950AC | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO-CMOS ST-BUS⑩ FAMILY Data Codec |
| MT8952 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO-CMOS ST-BUS⑩ FAMILY HDLC Protocol Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。