參數(shù)資料
型號: MT49H32M9C
廠商: Micron Technology, Inc.
英文描述: 288Mb SIO REDUCED LATENCY(RLDRAM II)
中文描述: 288Mb二氧化硅約化延遲(延遲DRAM二)
文件頁數(shù): 17/44頁
文件大?。?/td> 1117K
代理商: MT49H32M9C
16 MEG x 18, 32 MEG x 9
2.5V V
EXT
, 1.8V V
DD
, HSTL, SIO, RLDRAM II
pdf: 09005aef80a41b59/zip: 09005aef811ba111
MT49H8M18C_2.fm - Rev. F 11/04 EN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
17
Configuration Table
Table 8 shows, for different operating frequencies,
the different RLDRAM configurations that can be pro-
grammed into the mode register. The READ and
WRITE latency (
t
RL and
t
WL) values along with the row
cycle times (
t
RC) are shown in clock cycles as well as in
nanoseconds.
The shaded areas correspond to configurations that
are not allowed.
NOTE:
1. BL = 8 is not available for configuration 1.
Table 8:
RLDRAM Configuration Table
FREQUENCY
SYMBOL
CONFIGURATION
UNIT
cycles
1
1
4
2
6
3
8
t
RC
t
RL
t
WL
t
RC
t
RL
t
WL
t
RC
t
RL
t
WL
t
RC
t
RL
t
WL
4
6
8
cycles
5
7
9
cycles
400 MHz
20.0
ns
20.0
ns
22.5
ns
300 MHz
20.0
26.7
ns
20.0
26.7
ns
23.3
30.0
ns
200 MHz
20.0
30.0
40.0
ns
20.0
30.0
40.0
ns
25.0
35.0
45.0
ns
相關(guān)PDF資料
PDF描述
MT49H32M9CFM-xx 288Mb SIO REDUCED LATENCY(RLDRAM II)
MT4C1004J 4 Meg x 1 FPM DRAM(4 M x 1快速頁面模式動態(tài)RAM)
MT4C4001STG-6 standard or self refresh
MT4C4001STG-7 standard or self refresh
MT4C4001STG-8 standard or self refresh
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT49H32M9CFM-25 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays
MT49H32M9CFM-33 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays
MT49H32M9CFM-5 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Tape and Reel
MT49H32M9CFM-XX 制造商:MICRON 制造商全稱:Micron Technology 功能描述:288Mb SIO REDUCED LATENCY(RLDRAM II)
MT49H32M9CHU-25 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays