- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384756 > MT49H32M9C (Micron Technology, Inc.) 288Mb SIO REDUCED LATENCY(RLDRAM II) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT49H32M9C |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | 288Mb SIO REDUCED LATENCY(RLDRAM II) |
| 中文描述： | 288Mb二氧化硅約化延遲（延遲DRAM二） |
| 文件頁(yè)數(shù)： | 16/44頁(yè) |
| 文件大小： | 1117K |
| 代理商： | MT49H32M9C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
16 MEG x 18, 32 MEG x 9
2.5V V
EXT
, 1.8V V
DD
, HSTL, SIO, RLDRAM II
pdf: 09005aef80a41b59/zip: 09005aef811ba111
MT49H8M18C_2.fm - Rev. F 11/04 EN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
16
Mode Register Set Command (MRS)
The mode register stores the data for controlling the
operating modes of the memory. It programs the
RLDRAM configuration, burst length, test mode, and
I/O options. During a MRS command, the address
inputs A(17:0) are sampled and stored in the mode reg-
ister.
t
MRSC must be met before any command can be
issued to the RLDRAM. The mode register may be set
at any time during device operation. However, any
pending operations are not guaranteed to successfully
complete. See the RLDRAM II design guide for more
details.
Figure 8: Mode Register Set Timing
NOTE:
MRS: MRS command and AC: any command.
Figure 9: Mode Register Set
NOTE:
COD: code to be loaded into the register.
Figure 10: Mode Register Bit Map
NOTE:
1. Bits A(17:10)
must
be set to zero.
2. BL = 8 is not available for configuration 1.
3. ±15% temperature variation.
CK#
CK
CMD
t
MRSC
MRS
NOP
NOP
AC
DON’T CARE
CK#
CK
WE#
REF#
A(17:0)
CS#
COD
A(20:18)
BA(2:0)
DON’T CARE
A2
A4
A5
A(17:10)
A3
A1
A0
A6
A7
A3
0
1
BL
4
8
2
A4
0
1
0
0
1
1
Reserved
1
A9
A7
0
1
A8
A2
A1
A0
1
1
0
1
Configuration
Configuration
CoRLDRAM
1
2
(default)
1
2
2
reserved
reserved
reserved
not valid
2 (default)
DLL enabled
DLL Reset
DLL Reset
Burst Length
Burst Length
DLL Reset
Address
Mux
Address Mux
DLL reset (default)
3
reserved
1
1
0
1
0
1
0
0
1
0
0
0
1
1
0
0
1
0
1
0
Impedance
Matching
Impedance
Matching
A8
0
1
Resistor
external
internal 50
3
(default)
A5
0
1
nonmultiplexed
(default)
address multiplexed
Address Mux
A9
0
1
Enabled
Termination
On-Die
Termination
Disabled (default)
On-Die
Termination
Unused
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT49H32M9CFM-xx | 288Mb SIO REDUCED LATENCY(RLDRAM II) |
| MT4C1004J | 4 Meg x 1 FPM DRAM(4 M x 1快速頁(yè)面模式動(dòng)態(tài)RAM) |
| MT4C4001STG-6 | standard or self refresh |
| MT4C4001STG-7 | standard or self refresh |
| MT4C4001STG-8 | standard or self refresh |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT49H32M9CFM-25 | 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays |
| MT49H32M9CFM-33 | 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays |
| MT49H32M9CFM-5 | 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Tape and Reel |
| MT49H32M9CFM-XX | 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:288Mb SIO REDUCED LATENCY(RLDRAM II) |
| MT49H32M9CHU-25 | 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。