- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384755 > MT48LC32M16A2 (Micron Technology, Inc.) SYNCHRONOUS DRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | MT48LC32M16A2 |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | SYNCHRONOUS DRAM |
| 中文描述： | 同步DRAM |
| 文件頁數(shù)： | 7/55頁 |
| 文件大?。?/td> | 1828K |
| 代理商： | MT48LC32M16A2 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
7
512Mb: x4, x8, x16 SDRAM
512MSDRAM_D.p65
–
Rev. D; Pub 1/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2000, Micron Technology, Inc.
512Mb: x4, x8, x16
SDRAM
ADVANCE
PIN DESCRIPTIONS
PIN NUMBERS
38
SYMBOL
CLK
TYPE
Input
DESCRIPTION
Clock: CLK is driven by the system clock. All SDRAM input signals are
sampled on the positive edge of CLK. CLK also increments the internal
burst counter and controls the output registers.
Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal.
Deactivating the clock provides PRECHARGE POWER-DOWN and SELF
REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in
any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is
synchronous except after the device enters power-down and self refresh
modes, where CKE becomes asynchronous until after exiting the same
mode. The input buffers, including CLK, are disabled during power-down
and self refresh modes, providing low standby power. CKE may be tied
HIGH.
Chip Select: CS# enables (registered LOW) and disables (registered HIGH)
the command decoder. All commands are masked when CS# is registered
HIGH. CS# provides for external bank selection on systems with multiple
banks. CS# is considered part of the command code.
Command Inputs: RAS#, CAS#, and WE# (along with CS#) define the
command being entered.
Input/Output Mask: DQM is an input mask signal for write accesses and
an output enable signal for read accesses. Input data is masked when
DQM is sampled HIGH during a WRITE cycle. The output buffers are
placed in a High-Z state (two-clock latency) when DQM is sampled HIGH
during a READ cycle. On the x4 and x8, DQML (Pin 15) is a NC and DQMH
is DQM. On the x16, DQML corresponds to DQ0-DQ7 and DQMH
corresponds to DQ8-DQ15. DQML and DQMH are considered same state
when referenced as DQM.
Bank Address Inputs: BA0 and BA1 define to which bank the ACTIVE,
READ, WRITE, or PRECHARGE command is being applied.
Address Inputs: A0-A12 are sampled during the ACTIVE command (row-
address A0-A12) and READ/WRITE command (column-address A0-A9, A11,
A12 [x4]; A0-A9, A11 [x8]; A0-A9 [x16]; with A10 defining auto precharge)
to select one location out of the memory array in the respective bank.
A10 is sampled during a PRECHARGE command to determine if all banks
are to be precharged (A10 [HIGH]) or bank selected by (A10 [LOW]). The
address inputs also provide the op-code during a LOAD MODE REGISTER
command.
x16: I/O Data Input/Output: Data bus for x16 (4, 7, 10, 13, 15, 42, 45, 48, and 51 are
NCs for x8; and 2, 4, 7, 8, 10, 13, 15, 42, 45, 47, 48, 51, and 53 are NCs for x4).
x8: I/O
Data Input/Output: Data bus for x8 (2, 8, 47, and 53 are NCs for x4).
x4: I/O
Data Input/Output: Data bus for x4.
–
No Connect: This pin should be left unconnected.
Supply
DQ Power: Isolated DQ power to the die for improved noise immunity.
Supply
DQ Ground: Isolated DQ ground to the die for improved noise immunity.
Supply
Power Supply: +3.3V ±0.3V.
Supply
Ground.
37
CKE
Input
19
CS#
Input
18, 17, 16
RAS#, CAS#,
WE#
x4, x8: DQM
Input
39
Input
15, 39
x16: DQML,
DQMH
20, 21
BA0, BA1
Input
23-26, 29-34, 22, 35, 36
A0
–
A12
Input
2, 4, 5, 7, 8, 10, 11, 13, 42,
44, 45, 47, 48, 50, 51, 53
2, 5, 8, 11, 44, 47, 50, 53
5, 11, 44, 50
40
3, 9, 43, 49
6, 12, 46, 52
1, 14, 27
28, 41, 54
DQ0
–
DQ15
DQ0
–
DQ7
DQ0
–
DQ3
NC
V
DD
Q
V
SS
Q
V
DD
V
SS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT48LC8M16A2FB-75LIT | SYNCHRONOUS DRAM |
| MT48LC8M16A2FB-7E | SYNCHRONOUS DRAM |
| MT48LC8M16A2FB-7EIT | SYNCHRONOUS DRAM |
| MT48LC8M16A2FB-7EL | SYNCHRONOUS DRAM |
| MT48LC8M16A2FB-7ELIT | SYNCHRONOUS DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT48LC32M16A2-75ITC | 制造商:Micron Technology Inc 功能描述: |
| MT48LC32M16A2P-75 | 制造商:Micron Technology Inc 功能描述: |
| MT48LC32M16A2P-75 C TR | 制造商:Micron Technology Inc 功能描述:DRAM Chip SDRAM 512M-Bit 32Mx16 3.3V 54-Pin TSOP-II T/R 制造商:Micron Technology 功能描述:DRAM Chip SDRAM 512M-Bit 32Mx16 3.3V 54-Pin TSOP-II T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。