- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376196 > MSP3455G (Electronic Theatre Controls, Inc.) MSP 34x5G Multistandard Sound Processor Family PDF資料下載
參數(shù)資料
| 型號： | MSP3455G |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | MSP 34x5G Multistandard Sound Processor Family |
| 中文描述： | 中型34x5G多標準聲音處理器系列 |
| 文件頁數(shù)： | 90/98頁 |
| 文件大?。?/td> | 1541K |
| 代理商： | MSP3455G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁當前第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
MSP 34x5G
PRELIMINARY DATA SHEET
90
Micronas
6.5.6. Identification Mode for A2 Stereo Systems
To shorten the response time of the identification algo-
rithm after a program change between two FM-Stereo
capable programs, the reset of the ident-filter can be
applied.
Sequence:
1. Program change
2. Reset ident-filter
3. Set identification mode back to standard B/G or M
4. Wait approx. 500 ms
5. Read stereo detection register
Note:
This register is initialized during STANDARD
SELECTION and is automatically updated when Auto-
matic Sound Select (MODUS[0]=1) is on.
6.5.7. FM DC Notch
The DC compensation filter (FM DC Notch) for FM
input can be switched off. This is used to speed up the
automatic search function (see Section 6.4.7.). In nor-
mal FM-mode, the FM DC Notch should be switched
on.
6.6. Manual/Compatibility Mode:
Description of DSP Read Registers
All readable registers are 16-bit wide. Transmissions
via I
2
C bus have to take place in 16-bit words. Some of
the defined 16-bit words are divided into low and high
byte, thus holding two different control entities.
These registers are not writable.
6.6.1. Stereo Detection Register
for A2 Stereo Systems
Note:
It is no longer necessary to read out and evalu-
ate the A2 identification level. All evaluation is per-
formed in the MSP and indicated in the STATUS regis-
ter.
6.6.2. DC Level Register
The DC level register measures the DC component of
the incoming FM signals (FM1 and FM2). This can be
used for seek functions in satellite receivers and for IF
FM frequencies fine tuning. A too low demodulation
frequency (DCO) results in a positive DC-Level and
vice versa. For further processing, the DC content of
the demodulated FM signals is suppressed. The time
constant
τ,
defining the transition time of the DC Level
Register, is approximately 28 ms.
Identification Mode
00 15
hex
L
Standard B/G
(German Stereo)
0000 0000
RESET
00
hex
Standard M
(Korean Stereo)
0000 0001
01
hex
Reset of Ident-Filter
0011 1111
3F
hex
FM DC Notch
00 17
hex
L
ON
0000 0000
Reset
00
hex
OFF
0011 1111
3F
hex
Stereo Detection
Register
00 18
hex
H
Stereo Mode
Reading
(two
’
s complement)
MONO
near zero
STEREO
positive value (ideal
reception: 7F
hex
)
BILINGUAL
negative value (ideal
reception: 80
hex)
DC Level Readout
FM1 (MSP-Ch2)
00 1B
hex
H+L
DC Level Readout
FM2 (MSP-Ch1)
00 1C
hex
H+L
DC Level
[8000
hex
... 7FFF
hex
]
values are 16 bit two
’
s
complement
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSP3465G | MSP 34x5G Multistandard Sound Processor Family |
| MSP3415G | MSP 34x5G Multistandard Sound Processor Family |
| MSP3425G | MSP 34x5G Multistandard Sound Processor Family |
| MSP3435G | MSP 34x5G Multistandard Sound Processor Family |
| MSP3445G | MSP 34x5G Multistandard Sound Processor Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSP3457G | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family |
| MSP3460G | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family |
| MSP3461G | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family with Virtual Dolby Surround |
| MSP3465G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MSP 34x5G Multistandard Sound Processor Family |
| MSP3467G | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。