參數(shù)資料
型號: MSP3455G
廠商: Electronic Theatre Controls, Inc.
英文描述: MSP 34x5G Multistandard Sound Processor Family
中文描述: 中型34x5G多標(biāo)準(zhǔn)聲音處理器系列
文件頁數(shù): 85/98頁
文件大?。?/td> 1541K
代理商: MSP3455G
PRELIMINARY DATA SHEET
MSP 34x5G
Micronas
85
6.3.6. FIR-Parameter, Registers FIR1 and FIR2
Note:
The use of this register is no longer recom-
mended. Use it only in cases where software compati-
bility to the MSP 34x5D is required. Using the STAN-
DARD SELECTION register together with the MODUS
register provides a more economic way to program the
MSP 34x5G.
Data shaping and/or FM/AM bandwidth limitation is
performed by a pair of linear phase Finite Impulse
Response filters (FIR-filter). The filter coefficients are
programmable and either are configured automatically
by the STANDARD SELECT register or written manu-
ally by the control processor via the control bus. Two
not necessarily different sets of coefficients are
required: one for MSP-Ch1 (NICAM or FM2) and one
for MSP-Ch2 (FM1 = FM-mono). In Table 6
14 several
coefficient sets are proposed.
To load the FIR-filters, the following data values are to
be transferred
8 bits at a time embedded
LSB-bound in a 16-bit word
.
The loading sequences must be obeyed. To change a
coefficient set, the complete block FIR1 or FIR2 must
be transmitted.
Note:
For compatibility with MSP 3415B, IMREG1 and
IMREG2 have to be transmitted. The value for
IMREG1 and IMREG2 is 004. Due to the partitioning to
8-bit units, the values 04
hex
, 40
hex
, and 00
hex
arise.
6.3.7. DCO-Registers
Note:
The use of this register is no longer recom-
mended. It should be used only in cases where soft-
ware compatibility to the MSP 34x5D is required.
Using the STANDARD SELECTION register together
with the MODUS register provides a more economic
way to program the MSP 34x5G.
When selecting a TV-sound standard by means of the
STANDARD SELECT register, all frequency tuning is
performed automatically.
IF manual setting of the tuning frequency is required, a
set of 24-bit registers determining the mixing frequen-
cies of the quadrature mixers can be written manually
into the IC. In Table 6
15, some examples of DCO reg-
isters are listed. It is necessary to divide them up into
low part and high part. The formula for the calculation
of the registers for any chosen IF-Frequency is as fol-
lows:
INCR
dec
= int(f/fs
2
24
)
with: int = integer function
f
= IF-frequency in MHz
f
S
= sampling frequency (18.432 MHz)
Conversion of INCR into hex-format and separation of
the 12-bit low and high parts lead to the required regis-
ter values (DCO1_HI or _LO for MSP-Ch1, DCO2_HI
or LO for MSP-Ch2).
Table 6
13:
Loading sequence for FIR-coefficients
FIR1
00 01
hex
(MSP-Ch1: NICAM/FM2)
No.
Symbol Name
Bits
Value
1
NICAM/FM2_Coeff. (5)
8
see Table 6
14
2
NICAM/FM2_Coeff. (4)
8
3
NICAM/FM2_Coeff. (3)
8
4
NICAM/FM2_Coeff. (2)
8
5
NICAM/FM2_Coeff. (1)
8
6
NICAM/FM2_Coeff. (0)
8
FIR2
00 05
hex
(MSP-Ch2: FM1/AM)
No.
Symbol Name
Bits
Value
1
IMREG1
8
04
hex
2
IMREG1 / IMREG2
8
40
hex
3
IMREG2
8
00
hex
4
FM/AM_Coef (5)
8
see Table 6
14
5
FM/AM_Coef (4)
8
6
FM/AM_Coef (3)
8
7
FM/AM_Coef (2)
8
8
FM/AM_Coef (1)
8
9
FM/AM_Coef (0)
8
相關(guān)PDF資料
PDF描述
MSP3465G MSP 34x5G Multistandard Sound Processor Family
MSP3415G MSP 34x5G Multistandard Sound Processor Family
MSP3425G MSP 34x5G Multistandard Sound Processor Family
MSP3435G MSP 34x5G Multistandard Sound Processor Family
MSP3445G MSP 34x5G Multistandard Sound Processor Family
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSP3457G 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family
MSP3460G 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family
MSP3461G 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family with Virtual Dolby Surround
MSP3465G 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MSP 34x5G Multistandard Sound Processor Family
MSP3467G 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family