- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376196 > MSP3425G (Electronic Theatre Controls, Inc.) MSP 34x5G Multistandard Sound Processor Family PDF資料下載
參數(shù)資料
| 型號(hào)： | MSP3425G |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | MSP 34x5G Multistandard Sound Processor Family |
| 中文描述： | 中型34x5G多標(biāo)準(zhǔn)聲音處理器系列 |
| 文件頁數(shù)： | 23/98頁 |
| 文件大?。?/td> | 1541K |
| 代理商： | MSP3425G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
PRELIMINARY DATA SHEET
MSP 34x5G
Micronas
23
3.3.2.4. Write Registers on I
2
C Subaddress 10
hex
Table 3
–
9:
Write registers on I
2
C subaddress 10
hex
Register
Address
Function
Name
00 20
hex
STANDARD SELECTION Register
Defines TV-Sound or FM-Radio Standard
bit[15:0]
00 01
hex
00 02
hex
...
00 60
hex
start Automatic Standard Detection
MSP Standard Codes (see Table 3
–
7)
STANDARD_SEL
00 30
hex
MODUS Register
Preference in Automatic Standard Detection:
bit[15]
0
undefined, must be 0
detected 4.5 MHz carrier is interpreted as:
1)
standard M (Korea)
standard M (BTSC)
standard M (Japan)
chroma carrier (M/N standards are ignored)
detected 6.5 MHz carrier is interpreted as:
1)
standard L (SECAM)
standard D/K1, D/K2, D/K3, or D/K NICAM
bit[14:13]
0
1
2
3
bit[12]
0
1
General MSP 34x5G Options
bit[11:8]
0
undefined, must be 0
bit[7]
0/1
active/tristate state of audio clock output pin
AUD_CL_OUT
I
2
S word strobe alignment
WS changes at data word boundary
WS changes one clock cycle in advance
master/slave mode of I
2
S interface (must be set to 0
(= Master) in case of NICAM mode)
active/tristate state of I
2
S output pins
bit[6]
0
1
bit[5]
0/1
bit[4]
0/1
bit[3]
state of digital output pins D_CTR_I/O_0 and _1
active: D_CTR_I/O_0 and _1 are output pins
(can be set by means of the ACB register.
see also: MODUS[1])
tristate: D_CTR_I/O_0 and _1 are input pins
(level can be read out of STATUS[4,3])
0
1
bit[2]
0
undefined, must be 0
bit[1]
0/1
disable/enable STATUS change indication by means of
the digital I/O pin D_CTR_I/O_1
Necessary condition: MODUS[3] = 0 (active)
bit[0]
0/1off/on: Automatic Sound Select
MODUS
1)
Valid at the next start of Automatic Standard Detection.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSP3435G | MSP 34x5G Multistandard Sound Processor Family |
| MSP3445G | MSP 34x5G Multistandard Sound Processor Family |
| MSP34X5G | MSP 34x5G Multistandard Sound Processor Family |
| MSP3430 | Multistandard Sound Processor Family |
| MSP34X1G | Multistandard Sound Processor Family with Virtual Dolby Surround |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSP3425GB8V3 | 制造商:MICRONAS 功能描述: |
| MSP3427G | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family |
| MSP3430 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multistandard Sound Processor Family |
| MSP3430G-A4 | 制造商:Micronas 功能描述: |
| MSP3430G-QA-A4 | 制造商:MICR 功能描述:3430G-QA-A4 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。