- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69037 > MR80C88-2/B (INTERSIL CORP) 16-BIT, 8 MHz, MICROPROCESSOR, CQCC44 PDF資料下載
參數(shù)資料
| 型號(hào)： | MR80C88-2/B |
| 廠商： | INTERSIL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 8 MHz, MICROPROCESSOR, CQCC44 |
| 封裝： | LCC-44 |
| 文件頁數(shù)： | 28/32頁 |
| 文件大?。?/td> | 633K |
| 代理商： | MR80C88-2/B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁
5
Pin Description (Continued)
The following pin function descriptions are for 80C88 system in minimum mode (i.e., MN/MX = VCC). Only the pin functions
which are unique to the minimum mode are described; all other pin functions are as described above.
MINIMUM MODE SYSTEM
SYMBOL
PIN
NUMBER
TYPE
DESCRIPTION
IO/M
28
O
STATUS LINE: is an inverted maximum mode S2. It is used to distinguish a memory access from
an I/O access. IO/M becomes valid in the T4 preceding a bus cycle and remains valid until the final
T4 of the cycle (I/O = HIGH, M = LOW). IO/M is held to a high impedance logic one during local bus
“hold acknowledge”.
WR
29
O
Write: strobe indicates that the processor is performing a write memory or write I/O cycle, depend-
ing on the state of the IO/M signal. WR is active for T2, T3, and Tw of any write cycle. It is active
LOW, and is held to high impedance logic one during local bus “hold acknowledge”.
INTA
24
O
INTA: is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T2, T3 and
Tw of each interrupt acknowledge cycle. Note that INTA is never floated.
ALE
25
O
ADDRESS LATCH ENABLE: is provided by the processor to latch the address into the
82C82/82C83 address latch. It is a HIGH pulse active during clock low of T1 of any bus cycle. Note
that ALE is never floated.
DT/R
27
O
DATA TRANSMIT/RECEIVE: is needed in a minimum system that desires to use an 82C86/82C87
data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically,
DT/R is equivalent to S1 in the maximum mode, and its timing is the same as for IO/M (T = HIGH,
R = LOW). This signal is held to a high impedance logic one during local bus “hold acknowledge”.
DEN
26
O
DATA ENABLE: is provided as an output enable for the 82C86/82C87 in a minimum system which
uses the transceiver. DEN is active LOW during each memory and I/O access, and for INTA cycles.
For a read or INTA cycle, it is active from the middle of T2 until the middle of T4, while for a write
cycle, it is active from the beginning of T2 until the middle of T4. DEN is held to high impedance logic
one during local bus “hold acknowledge”.
HOLD,
HLDA
31
30
I
O
HOLD: indicates that another master is requesting a local bus “hold”. To be acknowledged, HOLD
must be active HIGH. The processor receiving the “hold” request will issue HLDA (HIGH) as an
acknowledgment, in the middle of a T4 or T1 clock cycle. Simultaneous with the issuance of HLDA
the processor will float the local bus and control lines. After HOLD is detected as being LOW, the
processor lowers HLDA, and when the processor needs to run another cycle, it will again drive the
local bus and control lines.
Hold is not an asynchronous input. External synchronization should be provided if the system cannot
otherwise guarantee the set up time.
SS0
34
O
STATUS LINE: is logically equivalent to S0
in the maximum mode. The combination of
SS0, IO/M and DT/R allows the system to
completely decode the current bus cycle
status. SS0 is held to high impedance logic
one during local bus “hold acknowledge”.
IO/M
DT/R
SS0
CHARACTERISTICS
1
0
Interrupt Acknowledge
1
0
1
Read I/O Port
1
0
Write I/O Port
11
1
Halt
0
Code Access
0
1
Read Memory
0
1
0
Write Memory
0
1
Passive
80C88
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MR80C88/B | 16-BIT, 5 MHz, MICROPROCESSOR, CQCC44 |
| MR82C37A-12/B | 4 CHANNEL(S), 12.5 MHz, DMA CONTROLLER, CQCC44 |
| MR82C37A-5/B | 4 CHANNEL(S), 5 MHz, DMA CONTROLLER, CQCC44 |
| MD82C37A-5/B | 4 CHANNEL(S), 5 MHz, DMA CONTROLLER, CDIP40 |
| MR82C37A/B | 4 CHANNEL(S), 8 MHz, DMA CONTROLLER, CQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MR80C88B | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 8/16-Bit Microprocessor |
| MR811 | 制造商:Motorola Inc 功能描述: |
| MR814 | 制造商:Motorola Inc 功能描述: |
| MR820 | 制造商:DIOTEC 制造商全稱:Diotec Semiconductor 功能描述:Fast Silicon Rectifiers |
| MR820_07 | 制造商:SEMIKRON 制造商全稱:Semikron International 功能描述:Fast silicon rectifier diodes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。