
177
7734Q–AVR–02/12
AT90PWM81/161
13.23.10 PICR0H and PICR0L - PSCR Input Capture Register
Bit 7 – PCST0: PSCR Capture Software Trig bit
Set this bit to trigger off a capture of the PSCR counter. When reading, if this bit is set it means
that the capture operation was triggered by PCST0 setting otherwise it means that the capture
operation was triggered by a PSCR input.
The Input Capture is updated with the PSCR counter value each time an event occurs on the
enabled PSCR input pin (or optionally on the Analog Comparator output) if the capture function
is enabled (bit PCAE0x in PFRC0x register is set).
The Input Capture Register is 12-bit in size. To ensure that both the high and low bytes are read
simultaneously when the CPU accesses these registers, the access is performed using an 8-bit
temporary high byte register (TEMP). This temporary register is shared by all the other 16-bit or
12-bit registers.
13.23.11 PIM0 - PSCR Interrupt Mask Register
Bit 7- 5 – Reserved
Bit 4 – PEVE0B: PSCR External Event B Interrupt Enable
When this bit is set, an external event which can generates a capture from Retrigger/Fault block
B generates also an interrupt.
Bit 3 – PEVE0A: PSCR External Event A Interrupt Enable
When this bit is set, an external event which can generates a capture from Retrigger/Fault block
A generates also an interrupt.
Bit 2 – Reserved
1010b
Reserved (do not use)
1011b
1100b
1101b
1110b
1111b
Reserved (do not use)
Table 13-14. Level sensitivity and Fault mode operation. (Continued)
PRFM0x3:0
Description
Bit
76543210
PCST0
–––PICR0[11:8]
PICR0H
PICR0[7:0]
PICR0L
Read/Write
RRRRRRRR
Initial Value
00000000
Bit
7
6
543
2
1
0
-
PEVE0B
PEVE0A
-
PEOEPE0
PEOPE0
PIM0
Read/Write
R
R/W
R
R/W
Initial Value
0