- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄25639 > MQ80C32-25SCD (ATMEL CORP) 8-BIT, 25 MHz, MICROCONTROLLER, CQFP44 PDF資料下載
參數(shù)資料
| 型號(hào)： | MQ80C32-25SCD |
| 廠商： | ATMEL CORP |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, 25 MHz, MICROCONTROLLER, CQFP44 |
| 封裝： | CERAMIC, QFP-44 |
| 文件頁(yè)數(shù)： | 48/80頁(yè) |
| 文件大?。?/td> | 5152K |
| 代理商： | MQ80C32-25SCD |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
248
XMEGA A [MANUAL]
8077I–AVR–11/2012
21.15.5 CTRLC – Control register C
Note:
1. Master SPI mode
Bits 7:6 – CMODE[1:0]: Communication Mode
These bits select the mode of operation of the USART as shown in Table 21-7.
Table 21-7.
CMODE bit settings.
Notes:
1.
See “IRCOM – IR Communication Module” on page 252 for full description on using IRCOM mode.
2.
See “USART in Master SPI Mode” on page 243 for full description of the master SPI operation.
Bits 5:4 – PMODE[1:0]: Parity Mode
These bits enable and set the type of parity generation according to Table 21-8 on page 248. When enabled, the
transmitter will automatically generate and send the parity of the transmitted data bits within each frame. The receiver will
generate a parity value for the incoming data and compare it to the PMODE setting, and if a mismatch is detected, the
PERR flag in STATUS will be set.
These bits are unused in master SPI mode operation.
Table 21-8. PMODE bit settings.
Bit 3 – SBMODE: Stop Bit Mode
This bit selects the number of stop bits to be inserted by the transmitter according to Table 21-9. The receiver ignores
this setting.
This bit is unused in master SPI mode operation
Bit
7654
3210
+0x05
CMODE[1:0]
PMODE[1:0]
SBMODE
CHSIZE[2:0]
+0x05(1)
CMODE[1:0]
–
UDORD
UCPHA
–
Read/Write
R/W
Initial Value
0
1
0
CMODE[1:0]
Group configuration
Mode
00
ASYNCHRONOUS
Asynchronous USART
01
SYNCHRONOUS
Synchronous USART
10
IRCOM
IRCOM(1)
11
MSPI
Master SPI(2)
PMODE[1:0]
Group configuration
Parity Mode
00
DISABLED
Disabled
01
–
Reserved
10
EVEN
Enabled, even parity
11
ODD
Enabled, odd parity
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MQ80C32E-20SHXXX:D | 8-BIT, 20 MHz, MICROCONTROLLER, CQFP44 |
| MD80C52CXXX-16SCD | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| MF180C51-16R | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| MQ80C32E-20SHXXX:D | 8-BIT, 20 MHz, MICROCONTROLLER, CQFP44 |
| MQ80C32E-36/883D | 8-BIT, 36 MHz, MICROCONTROLLER, CQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MQ82370-20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MQ8238020 | 制造商:Intel 功能描述:CONTROLLER: OTHER |
| MQ82380-20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MQ82380-20/R | 制造商:Rochester Electronics LLC 功能描述: |
| MQ82592 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。