
32
32145C–06/2013
AT32UC3L0128/256
5.
Memories
5.1
Embedded Memories
Internal high-speed flash
– 256Kbytes (AT32UC3L0256)
– 128Kbytes (AT32UC3L0128)
0 wait state access at up to 25MHz in worst case conditions
1 wait state access at up to 50MHz in worst case conditions
Pipelined flash architecture, allowing burst reads from sequential flash locations, hiding
penalty of 1 wait state access
Pipelined flash architecture typically reduces the cycle penalty of 1 wait state operation
to only 8% compared to 0 wait state operation
100 000 write cycles, 15-year data retention capability
Sector lock capabilities, bootloader protection, security bit
32 fuses, erased during chip erase
User page for data to be preserved during chip erase
Internal high-speed SRAM, single-cycle access at full speed
–32Kbytes
5.2
Physical Memory Map
The system bus is implemented as a bus matrix. All system bus addresses are fixed, and they
are never remapped in any way, not even during boot. Note that AVR32 UC CPU uses unseg-
mented translation, as described in the AVR32 Architecture Manual. The 32-bit physical address
space is mapped as follows:
Table 5-1.
AT32UC3L0128/256 Physical Memory Map
Device
Start Address
Size
AT32UC3L0256
AT32UC3L0128
Embedded SRAM
0x00000000
32Kbytes
Embedded Flash
0x80000000
256Kbytes
128Kbytes
SAU Channels
0x90000000
256 bytes
HSB-PB Bridge B
0xFFFE0000
64Kbytes
HSB-PB Bridge A
0xFFFF0000
64Kbytes
Table 5-2.
Flash Memory Parameters
Part Number
Flash Size (FLASH_PW)
Number of pages
(FLASH_P)
Page size
(FLASH_W)
AT32UC3L0256
256Kbytes
512
512bytes
AT32UC3L0128
128Kbytes
256
512bytes