參數(shù)資料
型號: MPC9992ACR2
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 400 MHz, OTHER CLOCK GENERATOR, PQFP32
封裝: 7 X 7 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BBA, LQFP-32
文件頁數(shù): 6/12頁
文件大小: 313K
代理商: MPC9992ACR2
Advanced Clock Drivers Device Data
Freescale Semiconductor
3
MPC9992
Table 1. MPC9992 PLL Configurations
VCO_SEL
FSEL_0
FSEL_1
fREF (MHz)
QA[3:0] (NA)
QB[2:0] (NB)
Frequency Ratio
QA to QB
Internal Feedback
(M
VCO_SEL)
0
16.6–33.3
VCO
÷8
(6
fREF)
VCO
÷12
(4
fREF)
3
÷2
VCO
÷48
0
1
25–50
VCO
÷4
(8
fREF)
VCO
÷8
(4
fREF)
2
÷1
VCO
÷32
0
1
0
10–20
VCO
÷8
(10
fREF)
VCO
÷20
(4
fREF)
5
÷2
VCO
÷80
0
1
16.6–33.3
VCO
÷4
(12
fREF)
VCO
÷12
(4
fREF)
3
÷1
VCO
÷48
1
0
8.3–16.6
VCO
÷16
(6
fREF)
VCO
÷24
(4
fREF)
3
÷2
VCO
÷96
1
0
1
12.5–25
VCO
÷8
(8
fREF)
VCO
÷16
(4
fREF)
2
÷1
VCO
÷64
1
0
5–10
VCO
÷16
(10
fREF)
VCO
÷40
(4
fREF)
5
÷2
VCO
÷160
1
8.3–16.6
VCO
÷8
(12
fREF)
VCO
÷24
(4
fREF)
3
÷1
VCO
÷96
Table 2. Function Table (Configuration Controls)
Control
Default
0
1
REF_SEL
1
Selects PCLK, PCLK as PLL references signal input
Selects the crystal oscillator as PLL reference signal
input
VCO_SEL
1
Selects VCO
÷2. The VCO frequency is scaled by a factor
of 2 (high input frequency range)
Selects VCO
÷4. The VCO frequency is scaled by a factor
of 4 (low input frequency range).
PLL_EN
1
Test mode with the PLL bypassed. The reference clock is
substituted for the internal VCO output. MPC9992 is fully
static and no minimum frequency limit applies. All PLL
related AC characteristics are not applicable.
Normal operation mode with PLL enabled.
MR/STOP
0
Normal operation
Reset of the device and output disable (output clock
stop). The outputs are stopped in logic low state: Qx=L,
Qx=H. The minimum reset period should be greater than
one reference clock cycle.
VCO_SEL and FSEL[1:0] control the operating PLL frequency range and input/output frequency ratios.
See Table 1 for the device frequency configuration.
Table 3. Pin Configuration
Pin
I/O
Type
Function
PCLK, PCLK
Input
PECL
Differential reference clock signal input
XTAL_IN, XTAL_OUT
Analog
Crystal oscillator interface
VCO_SEL
Input
LVCMOS
VCO operating frequency select
PLL_EN
Input
LVCMOS
PLL Enable/Bypass mode select
REF_SEL
Input
LVCMOS
PLL reference signal input select
MR/STOP
Input
LVCMOS
Device reset and output clock disable (stop in logic low state)
FSEL[1:0]
Input
LVCMOS
Output and PLL feedback frequency divider select
QA[0-3], QA[0–3]
Output
PECL
Differential clock outputs (bank A)
QB[0-2], QB[0–2]
Output
PECL
Differential clock outputs (bank B)
QSYNC, QSYNC
Output
PECL
Differential clock outputs (bank C)
GND
Supply
GND
Negative power supply
VCC
Supply
VCC
Positive power supply. All VCC pins must be connected to the positive power supply for
correct DC and AC operation
VCC_PLL
Supply
VCC
PLL positive power supply (analog power supply). It is recommended to use an external RC
filter for the analog power supply pin VCC_PLL. Please see applications section for details
相關(guān)PDF資料
PDF描述
MPC9992AC 400 MHz, OTHER CLOCK GENERATOR, PQFP32
MPD703226GC(A)-8EU RISC MICROCONTROLLER, PQFP100
MPD703223GC(A)-8EU RISC MICROCONTROLLER, PQFP100
MPD703224GC(A)-8EU RISC MICROCONTROLLER, PQFP100
MPD78C12AGQA-XXX-36 8-BIT, MROM, 15 MHz, MICROCONTROLLER, PZIP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC9992FA 功能描述:鎖相環(huán) - PLL 2.5 3.3V 400MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
MPC9992FAR2 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 32-Pin LQFP T/R
MPC9993 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:INTELLIGENT DYNAMIC CLOCK SWITCH (IDCS)PLL CLOCK DRIVER
MPC9993AC 功能描述:時鐘驅(qū)動器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MPC9993ACR2 功能描述:時鐘驅(qū)動器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel