- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26839 > MPC97H73FAR2 (FREESCALE SEMICONDUCTOR INC) PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 PDF資料下載
參數(shù)資料
| 型號： | MPC97H73FAR2 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| 封裝： | LQFP-52 |
| 文件頁數(shù)： | 19/20頁 |
| 文件大?。?/td> | 206K |
| 代理商： | MPC97H73FAR2 |
MPC97H73
MOTOROLA
TIMING SOLUTIONS
8
APPLICATIONS INFORMATION
MPC97H73 Configurations
Configuring the MPC97H73 amounts to properly
configuring the internal dividers to produce the desired output
frequencies. The output frequency can be represented by
this formula:
÷VCO_SEL
÷M
÷N
fREF
fOUT
fOUT = fREF M ÷ N
PLL
where fREF is the reference frequency of the selected input
clock source (CCLKO, CCLK1 or PCLK), M is the PLL
feedback divider and N is a output divider. The PLL feedback
divider is configured by the FSEL_FB[2:0] and the output
dividers are individually configured for each output bank by
the FSEL_A[1:0], FSEL_B[1:0] and FSEL_C[1:0] inputs.
The reference frequency fREF and the selection of the
feedback-divider M is limited by the specified VCO frequency
range. fREF and M must be configured to match the VCO
frequency range of 200 to 480 MHz in order to achieve stable
PLL operation:
fVCO,MIN ≤ (fREF VCO_SEL M) ≤ fVCO,MAX
The PLL post-divider VCO_SEL is either a divide-by-one
or a divide-by-two and can be used to situate the VCO into
the specified frequency range. This divider is controlled by
the VCO_SEL pin. VCO_SEL effectively extends the usable
input frequency range while it has no effect on the output to
reference frequency ratio.
The output frequency for each bank can be derived from
the VCO frequency and output divider:
fQA[0:3] = fVCO ÷ (VCO_SEL NA)
fQB[0:3] = fVCO ÷ (VCO_SEL NB)
fQC[0:3] = fVCO ÷ (VCO_SEL NC)
Table 11. MPC97H73 Divider
Divider
Function
VCO_SEL
Values
M
PLL feedback
FSEL FB[0 3]
÷1
4, 6, 8, 10, 12, 16
FSEL_FB[0:3]
÷2
8, 12, 16, 20, 24, 32,
40
NA
Bank A Output Di-
id
FSEL A[0 1]
÷1
4, 6, 8, 12
A
p
vider FSEL_A[0:1]
÷2
8, 12, 16, 24
NB
Bank B Output Di-
id
FSEL B[0 1]
÷1
4, 6, 8, 10
B
p
vider FSEL_B[0:1]
÷2
8, 12, 16, 20
NC
Bank C Output Di-
id
FSEL C[0 1]
÷1
2, 4, 6, 8
C
p
vider FSEL_C[0:1]
÷2
4, 8, 12, 16
Table 11 shows the various PLL feedback and output
dividers and Figure 3.
and Figure 4.
display example
configurations for the MPC97H73:
Figure 3. Example Configuration
Figure 4. Example Configuration
MPC97H73
fref = 33.3 MHz
33.3 MHz
100 MHz
33.3 MHz (Feedback)
200 MHz
MPC97H73 example configuration (feedback of
QFB = 33.3 MHz, fVCO=400 MHz, VCO_SEL=÷1,
M=12, NA=12, NB=4, NC=2).
Frequency range
Min
Max
Input
16.6 MHz
40 MHz
QA outputs
16.6 MHz
40 MHz
QB outputs
50 MHz
120 MHz
QC outputs
100 MHz
240 MHz
CCLK0
VCO_SEL
FSEL_A[1:0]
FSEL_B[1:0]
FSEL_C[1:0]
FSEL_FB[2:0]
QA[3:0]
QB[3:0]
QC[3:0]
QFB
CCLK1
CCLK_SEL
FB_IN
1
11
00
101
MPC97H73
fref = 25 MHz
62.5 MHz
25 MHz (Feedback)
125 MHz
MPC97H73 example configuration (feedback of
QFB = 25 MHz, fVCO=250 MHz, VCO_SEL=÷1,
M=10, NA=4, NB=4, NC=2).
Frequency range
Min
Max
Input
20 MHz
48 MHz
QA outputs
50 MHz
120 MHz
QB outputs
50 MHz
120 MHz
QC outputs
100 MHz
240 MHz
CCLK0
VCO_SEL
FSEL_A[1:0]
FSEL_B[1:0]
FSEL_C[1:0]
FSEL_FB[2:0]
QA[3:0]
QB[3:0]
QC[3:0]
QFB
CCLK1
CCLK_SEL
FB_IN
1
00
011
相關PDF資料 |
PDF描述 |
|---|---|
| MPC9893AE | 9893 SERIES, PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| MPC9894VFR2 | 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 |
| MPC998FAR2 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC998FA | 998 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9990FAR2 | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MPC97H74AE | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 FSL 1-14 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC97H74AER2 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 FSL 1-14 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC97H74FA | 功能描述:IC PLL CLK GENERATOR 1:14 52LQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| MPC980 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:DUAL 3.3V PLL CLOCK GENERATOR |
| MPC9817 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復。