- 您現在的位置：買賣IC網 > PDF目錄67998 > MPC9772FAR2 (MOTOROLA INC) 240 MHz, OTHER CLOCK GENERATOR, PQFP52 PDF資料下載
參數資料
| 型號： | MPC9772FAR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 時鐘產生/分配 |
| 英文描述： | 240 MHz, OTHER CLOCK GENERATOR, PQFP52 |
| 封裝： | LQFP-52 |
| 文件頁數： | 16/16頁 |
| 文件大?。?/td> | 238K |
| 代理商： | MPC9772FAR2 |
MPC9772
TIMING SOLUTIONS
9
MOTOROLA
MPC9772 Individual Output Disable (Clock Stop) Circuitry
The individual clock stop (output enable) control of the
MPC9772 allows designers, under software control, to
implement power management into the clock distribution
design. A simple serial interface and a clock stop control logic
provides a mechanism through which the MPC9772 clock
outputs can be individually stopped in the logic ‘0' state: The
clock stop mechanism allows serial loading of a 12-bit serial
input register. This register contains one programmable clock
stop bit for 12 of the 14 output clocks. The QC0 and QFB
outputs cannot be stopped (disabled) with the serial port.
The user can program an output clock to stop (disable) by
writing logic ‘0' to the respective stop enable bit. Likewise, the
user may programmably enable an output clock by writing logic
‘1' to the respective enable bit. The clock stop logic enables or
disables clock outputs during the time when the output would be
in normally in logic low state, eliminating the possibility of short
or ‘runt' clock pulses.
The user can write to the serial input register through the
STOP_DATA input by supplying a logic ‘0' start bit followed
serially by 12 NRZ disable/enable bits. The period of each
STOP_DATA bit equals the period of the free-running
STOP_CLK signal. The STOP_DATA serial transmission
should be timed so the MPC9772 can sample each
STOP_DATA bit with the rising edge of the free-running
STOP_CLK signal. (See Figure 5.)
Figure 5. Clock Stop Circuit Programming
STOP_CLK
STOP_DATA
START
QA0
QA1
QA2
QA3
QB0
QB1
QB2
QB3
QC1
QC2
QC3
QSYNC
相關PDF資料 |
PDF描述 |
|---|---|
| MPC9772FAR2 | 240 MHz, OTHER CLOCK GENERATOR, PQFP52 |
| MPC9772AER2 | 240 MHz, OTHER CLOCK GENERATOR, PQFP52 |
| MPPM2PDA333B | 32-BIT, 333 MHz, MICROPROCESSOR, XMA |
| MPPM2PDA366B | 32-BIT, 366 MHz, MICROPROCESSOR, XMA |
| MPPM2PDA266B | 32-BIT, 266 MHz, MICROPROCESSOR, XMA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MPC9773 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:3.3 V 1:12 LVCMOS PLL Clock Generator |
| MPC9773AE | 功能描述:時鐘發(fā)生器及支持產品 FSL 1-12 LVCMOS/LVPE CL to LVCMOS PLL Clo RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9773AER2 | 功能描述:時鐘發(fā)生器及支持產品 FSL 1-12 LVCMOS/LVPE CL to LVCMOS PLL Clo RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9773FA | 功能描述:鎖相環(huán) - PLL 3.3V 240MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| MPC9773FAR2 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 52-Pin LQFP T/R 制造商:Integrated Device Technology Inc 功能描述:MPC9773FAR2 - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。