- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8752 > MPC9449AE (IDT, Integrated Device Technology Inc)IC CLK BUFF DVDR MUX 3:15 52LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC9449AE |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 8/11頁 |
| 文件大小： | 0K |
| 描述： | IC CLK BUFF DVDR MUX 3:15 52LQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 類型： | 扇出緩沖器（分配），除法器，多路復(fù)用器 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 3:15 |
| 差分 - 輸入:輸出： | 是/無 |
| 輸入： | LVCMOS，LVPECL |
| 輸出： | LVCMOS |
| 頻率 - 最大： | 200MHz |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 52-LQFP |
| 供應(yīng)商設(shè)備封裝： | 52-TQFP（10x10） |
| 包裝： | 托盤 |
| 其它名稱： | 800-2220 MPC9449AEIDT-ND |
MPC9449 REVISION 6 DECEMBER 21, 2012
6
2012 Integrated Device Technology, Inc.
MPC9449 Data Sheet
3.3V/2.5V 1:15 PECL/LVCMOS CLOCK FANOUT BUFFER
APPLICATIONS INFORMATION
Driving Transmission Lines
The MPC9449 clock driver was designed to drive high
speed signals in a terminated transmission line environment.
To provide the optimum flexibility to the user the output
drivers were designed to exhibit the lowest impedance
possible. With an output impedance of less than 20
the
drivers can drive either parallel or series terminated
transmission lines. For more information on transmission
lines the reader is referred to Freescale Semiconductor
application note AN1091. In most high performance clock
networks point-to-point distribution of signals is the method of
choice. In a point-to-point scheme either series terminated or
parallel terminated transmission lines can be used. The
parallel technique terminates the signal at the end of the line
with a 50
resistance to VCC2.
This technique draws a fairly high level of DC current and
thus only a single terminated line can be driven by each
output of the MPC9449 clock driver. For the series terminated
case however there is no DC current draw, thus the outputs
can drive multiple series terminated lines. Figure 3 illustrates
an output driving a single series terminated line versus two
series terminated lines in parallel. When taken to its extreme
the fanout of the MPC9449 clock driver is effectively doubled
due to its capability to drive multiple lines.
Figure 3. Single versus Dual Transmission Lines
The waveform plots in Figure 4 show the simulation
results of an output driving a single line versus two lines. In
both cases the drive capability of the MPC9449 output buffer
is more than sufficient to drive 50
transmission lines on the
incident edge. Note from the delay measurements in the
simulations a delta of only 43 ps exists between the two
differently loaded outputs. This suggests that the dual line
driving need not be used exclusively to maintain the tight
output-to-output skew of the MPC9449. The output waveform
in Figure 4 shows a step in the waveform, this step is caused
by the impedance mismatch seen looking into the driver. The
parallel combination of the 36
series resistor plus the
output impedance does not match the parallel combination of
the line impedances. The voltage wave launched down the
two lines will equal:
VL =VS (Z0 (RS + R0 + Z0))
Z0 = 50 || 50
RS = 36 || 36
R0 = 14
VL = 3.0 (25 (18 + 17 + 25)
= 1.31 V
At the load end the voltage will double, due to the near
unity reflection coefficient, to 2.6 V. It will then increment
towards the quiescent 3.0 V in steps separated by one round
trip delay (in this case 4.0 ns).
1.
Final skew data pending specification.
Figure 4. Single versus Dual Waveforms
Since this step is well above the threshold region it will not
cause any false clock triggering, however designers may be
uncomfortable with unwanted reflections on the line. To better
match the impedances when driving multiple lines the
situation in Figure 5 should be used. In this case the series
terminating resistors are reduced such that when the parallel
combination is added to the output buffer impedance the line
impedance is perfectly matched.
Figure 5. Optimized Dual Line Termination
14
IN
MPC9449
Output
Buffer
RS = 36
ZO = 50
OutA
14
IN
MPC9449
Output
Buffer
RS = 36
ZO = 50
OutB0
RS = 36
ZO = 50
OutB1
Time (nS)
Vo
ltag
e(V)
3.0
2.5
2.0
1.5
1.0
0.5
0
2
4
6
8
101214
OutB
tD = 3.9386
OutA
tD = 3.8956
In
14
MPC9449
Output
Buffer
RS = 22
ZO = 50
RS = 22
ZO = 50
14
+ 22
|| 22 = 50 || 50
25
= 25
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-JN2-MZ-F2 | CONVERTER MOD DC/DC 15V 25W |
| ICS85356AGILF | IC CLOCK MUX 2:1 900MHZ 20-TSSOP |
| VE-JN2-MZ-F1 | CONVERTER MOD DC/DC 15V 25W |
| VE-JN1-MZ-F4 | CONVERTER MOD DC/DC 12V 25W |
| ICS85411AMLF | IC CLK BUFFER 1:2 650MHZ 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9449AER2 | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 FSL 1-15 LVPECL/LVCM OS to LVCMOS Fanout RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MPC9449FA | 功能描述:IC CLK BUFF DVDR MUX 3:15 52LQFP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:HiPerClockS™ 類型:扇出緩沖器（分配），多路復(fù)用器 電路數(shù):1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無 輸入:CML，LVCMOS，LVPECL，LVTTL，SSTL 輸出:LVCMOS，LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:- 其它名稱:800-1923-6 |
| MPC9449FAR2 | 功能描述:IC CLK BUFF DVDR MUX 3:15 52LQFP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:HiPerClockS™ 類型:扇出緩沖器（分配），多路復(fù)用器 電路數(shù):1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無 輸入:CML，LVCMOS，LVPECL，LVTTL，SSTL 輸出:LVCMOS，LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:- 其它名稱:800-1923-6 |
| MPC94551 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Low Voltage 1:4 CMOS Clock Buffer |
| MPC94551D | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Low Voltage 1:4 CMOS Clock Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。