參數(shù)資料
型號(hào): MPC9239EIR2
廠(chǎng)商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi): 時(shí)鐘產(chǎn)生/分配
英文描述: 900 MHz, OTHER CLOCK GENERATOR, PQCC28
封裝: LEAD FREE, PLASTIC, LCC-28
文件頁(yè)數(shù): 8/14頁(yè)
文件大?。?/td> 353K
代理商: MPC9239EIR2
Advanced Clock Drivers Devices
Freescale Semiconductor
3
MPC9239
Table 1. Pin Configurations
Pin
I/O
Default
Type
Function
XTAL_IN, XTAL_OUT
Analog
Crystal oscillator interface.
fREF_EXT
Input
0
LVCMOS Alternative PLL reference input.
fOUT, fOUT
Output
LVPECL
Differential clock output.
TEST
Output
LVCMOS Test and device diagnosis output.
XTAL_SEL
Input
1
LVCMOS PLL reference select input.
PWR_DOWN
Input
0
LVCMOS Configuration input for power down mode. Assertion (deassertion) of power down
will decrease (increase) the output frequency by a ratio of 16 in 4 discrete steps.
PWR_DOWN assertion (deassertion) is synchronous to the input reference clock.
S_LOAD
Input
0
LVCMOS Serial configuration control input. This inputs controls the loading of the
configuration latches with the contents of the shift register. The latches will be
transparent when this signal is high, thus the data must be stable on the high-to-low
transition.
P_LOAD
Input
1
LVCMOS Parallel configuration control input. this input controls the loading of the
configuration latches with the content of the parallel inputs (M and N). The latches
will be transparent when this signal is low, thus the parallel data must be stable on
the low-to-high transition of P_LOAD. P_LOAD is state sensitive.
S_DATA
Input
0
LVCMOS Serial configuration data input.
S_CLOCK
Input
0
LVCMOS Serial configuration clock input.
M[0:6]
Input
1
LVCMOS Parallel configuration for PLL feedback divider (M).
M is sampled on the low-to-high transition of P_LOAD.
N[1:0]
Input
1
LVCMOS Parallel configuration for Post-PLL divider (N).
N is sampled on the low-to-high transition of P_LOAD.
OE
Input
1
LVCMOS Output enable (active high).
The output enable is synchronous to the output clock to eliminate the possibility of
runt pulses on the fOUT output. OE = L low stops fOUT in the logic low stat
(fOUT = L, fOUT =H).
GND
Supply
Ground
Negative power supply (GND).
VCC
Supply
VCC
Positive power supply for I/O and core. All VCC pins must be connected to the
positive power supply for correct operation.
VCC_PLL
Supply
VCC
PLL positive power supply (analog power supply).
NC
Do not connect.
Table 2. Output Frequency Range and PLL Post-Divider N
PWR_DOWN
N
VCO Output Frequency
Division
fOUT Frequency Range
1
0
0
2
200 – 450 MHz
0
1
4
100 – 225 MHz
0
1
0
8
50 – 112.5 MHz
0
1
400 – 900 MHz
1
0
32
12.5 – 28.125 MHz
1
0
1
64
6.25 – 14.0625 MHz
1
0
128
3.125 – 7.03125 MHz
1
16
25 – 56.25 MHz
相關(guān)PDF資料
PDF描述
MPC9239FAR2 900 MHz, OTHER CLOCK GENERATOR, PQFP32
MPC92429FAR2 400 MHz, OTHER CLOCK GENERATOR, PQFP32
MPC92429ACR2 400 MHz, OTHER CLOCK GENERATOR, PQFP32
MPC92429FN 400 MHz, OTHER CLOCK GENERATOR, PQCC28
MPC92429EIR2 400 MHz, OTHER CLOCK GENERATOR, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC9239FA 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V 900MHz Clock Generator RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
MPC9239FN 功能描述:IC PECL CLOCK LV 900MHZ 28-PLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
MPC9239FNR2 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 FSL 900MHz LVPECL Freq. Synthesizer RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
MPC92429 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:400 MHz Low Voltage PECL Clock Synthesizer
MPC92429AC 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel